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 SUMMARY 
 
The objective of this dissertation is to derive a set of compact physical models 
addressing power integrity issues in high performance gigascale integration (GSI) 
systems and three-dimensional (3-D) systems. The aggressive scaling of CMOS 
integrated circuits makes the design of power distribution networks a serious challenge. 
This is because the supply current and clock frequency are increasing, which increases 
the power supply noise. The scaling of the supply voltage slowed down in recent years, 
but the logic on the integrated circuit (IC) still becomes more sensitive to any supply 
voltage change because of the decreasing clock cycle and therefore noise margin. 
Excessive power supply noise can lead to severe degradation of chip performance and 
even logic failure. Therefore, power supply noise modeling and power integrity 
validation are of great significance in GSI systems and 3-D systems.  
Compact physical models enable quick recognition of the power supply noise 
without doing dedicated simulations. In this dissertation, accurate and compact physical 
models for the power supply noise are derived for power hungry blocks, hot spots, 3-D 
chip stacks, and chip/package co-design. The impacts of noise on transmission line 
performance are also investigated using compact physical modeling schemes. The models 
can help designers gain sufficient physical insights into the complicated power delivery 
system and tradeoff various important chip and package design parameters during the 
early stages of design.  The models are compared with commercial tools and display high 
accuracy.  
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CHAPTER 1: INTRODUCTION AND BACKGROUND 
 
1.1 Introduction 
 Moore’s law states that the number of transistors on a chip doubles about every 
two years [1], and semiconductor industry has kept this pace for nearly 40 years. New 
generation Intel® Itanium® processor Tukwila has been recently reported to have 2 billion 
transistors [2]. This realization of gigascale integration (GSI) along with the adoption of 
three-dimensional (3-D) integration has enhanced the performance of integrated systems 
to an unprecedented level [3, 4]. However, in GSI era, the power consumption of GSI 
chips is increasing at an alarming rate [5]. The increasingly faster devices packed at 
unprecedented densities result in higher current densities. The scaling of the supply 
voltage slowed down in recent years, but the logic on the integtrated circuit (IC) still 
becomes more sensitive to any supply voltage change because of the decreasing clock 
cycle and therefore noise margin. With this trend, power supply noise, the voltage 
fluctuation on power delivery networks, has become a significant factor that can 
substantially influence the overall system performance. The design of power delivery 
systems becomes a very important and challenging task. Therefore, understanding 
complicated power delivery networks and supplying clean power to microprocessors is of 
great significance [6, 7].  
IR-drop and ∆I noise are the two main components of the power supply noise. IR-
drop results from the supply current passing through the parasitic resistance of power 
distribution networks.  ∆I noise is caused by the inductance of the power delivery system, 
and becomes important when a group of circuits switch simultaneously. Power supply 
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noise consists of three distinct voltage droops [8], and they come from the interactions 
between the chip, package, and board. The three droops are illustrated as shown in Figure 
1.1 [8].  
 
Figure 1.1 Simulated noise droops of Intel microprocessors [8] 
 
The third droop is related to the bulk capacitors at the board level, and has time 
duration of a few microseconds. The third droop influences all critical paths but can be 
readily minimized by using more board space for bulk capacitors [6]. The second droop 
is caused by the resonance between the inductive traces on the motherboard and the 
decoupling capacitors (decaps) in the package. The second droop has time duration of a 
few hundred nanoseconds and impacts a significant number of critical paths. The first 
droop is caused by the package inductance and on-die capacitance. Because the 
resonance frequency of the first droop is in the range of tens of MHz to a few hundred of 
MHz depending on the sizes of package level components and on-chip decaps, the first 
droop noise is also called mid-frequency noise [9, 10]. Because putting additional on-chip 
decaps is very costly, among the three droops, the first droop is the most difficult one to 
suppress. The first droop noise has the largest magnitude. Even though the first droop has 
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the smallest time of occurrence it can adversely affect GSI circuits as its duration can be 
tens of nano seconds (ns). Chip performance can be severely degraded when the first 
droop affects some critical paths. Because of its severe impact on high-performance 
chips, the first droop is thus the main focus of this research.  
Excessive power supply noise can lead to severe performance degradation of on-
chip circuitry and off-chip high speed data links, and even result in logic failures [6]. 
Thus it is vitally important to model and predict the performance of power delivery 
networks with the objective of minimizing supply noise.  
The modeling methods of power supply noise can be categorized into three types: 
partial element equivalent circuit (PEEC) method, electromagnetic solver, and lumped 
circuit model.   
Power supply noise has been originally analyzed by extracting the circuit 
networks and later simulating the netlists with circuit simulators [11] since early 1990s. 
The PEEC method is the foundation of this type of modeling schemes [12]. A complete 
power supply distribution system includes package-level power distribution networks, 
on-chip power grids, and the equivalent circuits to represent switching functional blocks. 
Among the three major components, the package-level model is dominated by the 
inductance, the on-chip networks are dominated by the resistance, and the switching 
circuit blocks determine the current patterns throughout the chip. These circuit element 
values can be extracted from physical designs using extraction tools [13, 14, 15], and 
then the extracted RLC networks together with the switching circuit models can be 
simulated by circuit simulators such as SPICE [16]. A significant advantage of using the 
PEEC method is that the self and mutual inductances can be extracted without knowing 
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the return paths beforehand. However, because mutual inductance exists between any two 
segments in the circuit, the inductance matrix is large and dense. This makes the 
simulations of large circuits with millions of wire segments almost impossible. To 
simulate large circuits like power distribution networks, circuit matrix sparsification 
techniques [17, 18] and model order reduction methods [19, 20] have been developed for 
reducing matrix sizes. 
With the increase of clock frequencies, the frequency dependent characteristics of 
power delivery networks become more and more significant, especially for the package 
level power and ground planes; hence, distributed modeling work based on the 
discretization of Maxell’s equations becomes necessary. Methods based on 
electromagnetic solutions can be formulated in the time or frequency domains by solving 
differential or integral equations. The work presented in [21], which is based on the finite 
difference time domain (FDTD) method, has been transferred into commercial tool 
SPEED2000 [22]. SPEED2000 is the first commercialized tool available for performing 
the noise transient electromagnetic simulation at package and board levels. Since the 
frequency domain methods, such as transmission matrix method (TMM) [23] and integral 
equation method [24], are able to capture different resonances in frequency domain, the 
frequency domain methods are more accurate than the time domain methods. However, 
the time domain methods are preferred for larger problem, because they need comparably 
less computational resources and can run much faster.  
Before the detailed physical design is started, it is of great importance to have a 
quick snapshot on the power supply noise of various parts of the power delivery system. 
During early design stages, a good use of simple lumped models can avoid lots of 
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redundant dedicated simulations at later stages of design. In [25], an approach based on 
target impedance is proposed to estimate decaps needed for a given power distribution 
networks. It is a frequency domain method using the lumped package model to maintain 
the power distribution network impedance less than a target impedance value. This 
methodology provides a closed-form expression and is useful for fast “what-if” analysis. 
The lumped circuit model is also used to perform the post-design validation of Pentium® 
III and Pentium® 4 microprocessors in [26]. The model predictions are compared with 
measured data and provide useful insights in investigating the model regions of validity. 
The model can predict the impact of the second and third droops on chip performance, 
but the first droop is much harder to predict because the lump model can not incorportate 
the propagation and locality of the noise throughout the chip and package. This work 
indicates the drawback of lumped circuit models.   
To tackle the drawback of lumped models and have an accurate and quick 
recognition of the first droop power supply noise in early design stages while avoiding 
dedicated simulations, compact physical models are developed in this research. 
1.2 Compact Physical Models for Power Supply Noise 
To design an optimum system, there are major decisions that must be made at 
early design stages even before detailed physical layout designs start. If problems 
associated with the design and implementation of a power distribution network are 
undetected early in the design cycle, they can become very costly to fix in later design 
stages [27, 28]. An over-designed power distribution system would result in an expensive 
package and waste of the silicon and interconnect resources. An under-designed system 
(even partly) can lead to noise problems and difficulties regarding wire routing. As a 
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result, to gain sufficient physical insight, compact and accurate physical models are 
needed to model the complicated power distribution network. Such models would be 
critical in the early stages of design and can estimate the on-chip and off-chip resources 
needed for the power distribution network. Compact physical models can help designers 
perform quick assessment of the power integrity issues in GSI and 3-D systems.   
In a power integrity aware design flow, as shown in Figure 1.2 (a), lumped 
models are used for prep-physical-design (Pre-PD) validation to help validate the power 
supply noise level and make key design decisions such as the type of package, number of 
grid and plane levels, and tentative size/number of decaps. Pre-PD validation enables 
detailed physical design to start from a reasonable point. During physical design phases, 
circuit simulators (PEEC method based) and 3D solvers (electromagnetic solver based) 
are used to perform dedicated simulations and to help refine the physical designs. At least 
several design iterations are needed to make the design converge and meet design 
requirements. However, package and chip power delivery network models can be very 
large, and manipulating large networks by simulation is time-consuming. Each of the 
design iterations may take days. It is noted that the initial design point is of great 
importance for later design stages, and an accurate early stage prediction can significantly 
decrease the number of design iterations. This effort can be served by compact physical 
models.  Compact physical models are derived from the fundamental physical basis and 
are able to incorporate the distributed nature of power/ground grids and planes [27]. 
Compact physical models are more accurate than lumped models while with similarly 
simple form. Replacing lumped circuit models with compact physical models in Pre-PD 
validation, as shown in Figure 1.2 (b), designers can be allowed to greatly reduce the 
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number of iterations and therefore the length of design cycle. Compact physical models 
consider the propagation and locality of the noise, and thus are able to lead to an initial 
physical design closer to the target optimum design.  
          
Figure 1.2 Impact of compact physical models on power integrity aware design flow; (a) 
without compact physical models; (b) with compact physical models 
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With technology scaling, power integrity is a big challenge when noise margins 
have been largely reduced because of the decreasing clock cycle. Therefore, it is 
important to quantify the relationship between the noise and various technology 
parameters. Compact physical models can be used to predict the power noise trends of 
different generations of technology from mathematical and physical bases. The 
predictions can provide meaningful design implications and help examine potential 
solutions [27, 28].  
Compact physical models for IR-drop have been recently proposed in [28]. These 
models embody the distributed nature of on-chip power grids and display high accuracy 
when predicting the IR-drop of GSI power distribution networks. Power supply noise is a 
dynamic effect changing with time, and IR-drop is the case when the noise goes to steady 
state. The transient part of the power supply noise, ∆I noise, is more significant in 
determining the timing budget of a system. In this dissertation, for the first time, compact 
physical models are developed for the first droop ∆I noise in GSI and 3-D systems.  
1.3 Chip/Package Co-Design 
Flip-chip packages introduce significant chip and package design complexities 
[29]. This chip/package combination must be viewed throughout various design phases 
especially for power integrity aware designs. The first droop noise is caused by the 
chip/package resonance (on-chip decaps and package inductance), and thus optimum 
designs require integrated chip/package co-design efforts to quickly evaluate the tradeoffs 
available in silicon chips and packages. It is necessary to build up a seamless linkage 
between chip and package designs, and this requires unified tool platforms that can make 
the real co-designs happen. 
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However, in reality, two sets of tools (PEEC method and SPICE simulations for 
chips and electromagnetic solvers for packages) are used for chip and package modeling. 
Those tools are based on different methodologies and bridging them becomes 
challenging. For flip-chip technology, on the one hand, some information of packages is 
needed for chip designers, such that some key design concerns, such as the amount of 
decaps to suppress chip/package resonance, can be considered in the early stages of chip 
design (decap allocation is considered even in the floorplanning phase of chip design 
[30]); on the other hand, thousands of inputs/outputs (I/Os) connect a chip to a package, 
and package designers must have the information about the chip to specifically handle 
critical I/Os.  
Another important goal of this research is to use compact physical models to 
fulfill chip/package co-design of power distribution networks and to balance multiple 
design considerations, even when detailed physical designs have not been started yet 
during early design stages. 
1.4 Power Integrity Issues Casued by Power Gating and Clock Gating Techniques 
To address the issues of the excessive power dissipation in GSI systems, power 
management techniques, such as power gating [31] and clock gating [32], are widely 
adopted in nowadays chip designs. The basic ideas of these techniques are to dynamically 
switch off the funtional blocks that are in the idle state. However, when the blocks wake 
up, large current transients are induced from the power supply. Therefore these current 
changes lead to time-varying ∆I noise and IR-drop when flowing through the inductive 
and resistive components on power distribution networks [33]. The noise seriously 
impacts the timing of the circuits in the functional blocks, and consequently slows down 
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the blocks. Especially power hungry blocks in today’s chips can induce tens of and even 
over a hundred ampere current within in a very short time period (less than 1 ns). Thus, 
modeling the power distribution network with the objective of minimizing the supply 
noise resulting from power hungry blocks becomes highly necessary.  
1.5 Power Integrity Issues Casued by Hot Spots 
The non-uniformity of the power density distribution throughout the die arises 
with the increasing functional complexities of microprocessors.  It is very common to see 
local power densities greater than 300 W/cm2 for today’s high-performance chips [34]. 
These extremely high power density regions are also called hot spots. Hot spots require 
advanced thermal solutions, but also challenge the design of power delivery systems. The 
non-uniformity of the power density distribution leads to high noise level at hot spot 
locations. Thus, it is meaningful to investigate this non-uniformity problem and to deliver 
compact physical models to address the power integrity issues casued by hot spots.  
1.6 Power Integrity Issues Casued by 3-D Chip Stacks 
Three-dimentional (3-D) integration technology enables a new regime of design 
in terms of improving multi-functional integration, improving system speed and reducing 
power consumption [35]. At the high performance end, industry already started to 
develop 3-D microprocessor stacking and microprocessor-memory stacking [36, 37]. 
However, stacking multiple high-performance dice may result in severe power integrity 
problem. Several hundred amperes of current need to be delivered to a limited footprint 
area, and the supply current flows through the micro-bumps and narrow through-silicon-
vias (TSVs) that may have large parasitics. These may potentially lead to a large ∆I noise 
if stacked chips switch simultaneously. It is of great importance to obtain physical insight 
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into the complicated 3-D power delivery networks. Thus, the power distribution networks 
in 3-D systems need to be accurately and efficiently modeled to support 3-D system 
designs.  
1.7 Impact of Noise on On-Board Transmission Lines 
     Chips become more and more power-limited in GSI era [5, 38, 39]. At the same time, 
the demand for I/O bandwidth increases because of the increases in the speed and 
integration level of chips, and hence the power dissipation in I/O drivers becomes a major 
issue. Low-swing signaling is suggested as a viable technique for lowering the power 
dissipation [40, 41]. It is desirable to send a certain amount of information dissipating 
minimum possible energy. Because of the receiver sensitivity and some noise sources 
independent to the signal swing, lowering the signal swing requires larger bit duration 
such that a signal can reach a level large enough to fight against the noise. This increase 
in bit duration, however, increases the energy to transfer one bit of information, namely 
energy-per-bit.  Thus, it is valuable to find the tradeoff between the bit duration and 
signal swing and to obtain the minimum energy-per-bit.     
1.8 Conclusion 
     Understanding the complicated power delivery networks is necessary to ensure power 
integrity for GSI and 3-D systems. Noise margin is shrinking with technologies because 
of the increase of supply current and the decrease of clock cycle time, and thus delivering 
clean power can greatly help enhance system performance and extend Moore’s law. This 
chapter introduces the origin of the power supply noise modeling and the past works 
pertinent to this research. The goal of this research is to derive a set of compact physical 
models for the first droop power supply noise and chip/package co-design.  
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     The outline of this dissertation is as follows. In Chapter 2, blockwise compact physical   
models are derived for the first droop power supply noise for power hungry blocks 
assuming uniform switching conditions. Analytical models are then introduced in 
Chapter 3 to extend blockwise models to general non-uniform switching conditions such 
as the hot spot case. To help identify the challenges brought by 3-D integration, models 
derived in Chapter 2 are also adapted in Chapter 4 to consider 3-D chip stacks. In Chapter 
5, compact physical models with detailed package descriptions are derived. The models 
are validated by commercial power integrity tools using IBM package designs. The 
models enable real chip/package co-design in early design stages. The noise results in 
performance degradation of off-chip high speed links. In Chapters 6, the impact of noise 
on board-level transmission lines is investigated. Finally, conclusions and future work are 
portrayed in Chapter 7. 
. 
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CHAPTER 2: BLOCKWISE COMPACT PHYSICAL MODELS FOR 
POWER SUPPLY NOISE AND CHIP/PACKAGE CO-DESIGN 
 
2.1 Introduction 
                      
Figure 2.1 Current transient pattern when a circuit block is powering up 
 
 High performance GSI systems incur high power dissipation. Therefore there are 
several runtime power management techniques, such as power gating and clock gating, 
which dynamically switch off idle circuit blocks. Power gating technique disconnects idle 
blocks from the power distribution network, reducing leakage power [31]. Clock gating 
disables the clock signal and saves dynamic power [32]. However, when a functional 
block is switching from off state to on state (or from on to off), large current transients, as 
shown in Figure 2.1, occur on the power distribution network to power on (or power off) 
the block. These sharp current changes lead to the time-varying ∆I noise and IR-drop 
when the current flows through the inductive and resistive components on the power 
distribution network [33]. The noise in turn causes timing divergence of the circuits in the 
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functional block, and consequently slows down the block. Power gating and clock gating 
are widely used nowadays in high performance IC products, and demonstrate power 
saving up to 60% [33]. These power management techniques inevitably result in 
difficulties for power delivery. Especially power hungry blocks in today’s chips can 
induce tens of and even over a hundred ampere current within a very short time period 
(less than 1 ns). Satisfying given noise margin (such as 15% for IBM Power5 design 
[42]) requires great discretion in power delivery system designs, and modeling the power 
distribution network with the objective of minimizing the supply noise resulting from 
power hungry blocks becomes  highly necessary.  
In this chapter, a set of blockwise compact physical models for the first droop 
supply noise are derived. These models can be applied to a functional block with a large 
number of power and ground I/O pads and can give a quick snapshot of the power supply 
noise for power hungry blocks. These models are able to accurately capture the impact of 
package parameters as well as the distributed nature of power grids and decaps. 
2.2 On-Chip Power Distribution Network 
 On-chip power distribution networks consist of global and local networks. Global 
power distribution networks carry the supply current and distribute power across the chip. 
Local networks deliver the supply current from global networks to the active devices. 
Global networks contribute most of the parasitics, and thus are the main concern of this 
chapter. For global distribution networks, the most common way is to use a grid made of 
orthogonal interconnects routed on separate metal levels connected through vias [43]. 
Another method is to dedicate a whole metal level to power and another level to ground. 
The advantage of this method is the small parasitics and as a result small voltage drop. 
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But it is relatively expensive and has been reported only in the Alpha 21264 
microprocessor [44]. This research will mainly focus on the grid structure.  
 Wire-bond and flip-chip technologies are the two most commonly used chip-to-
package interconnects [29]. Wire-bond is cheaper than flip-chip interconnect; however, 
peripheral wire-bond interconnect causes higher power supply noise level because of 
larger parasitics. In flip-chip technology, the parasitics are reduced by spreading I/O pads 
over the surface area of the chip, therefore reducing the noise. The development of GSI 
systems is not only driven by more efficient silicon real estate usage but also by more I/O 
counts. Hence most of today’s high performance designs are using flip-chip interconnect 
and area-array I/Os to provide larger bandwidth for chip to the next level 
interconnections. As such, the focus of this section is the power supply noise in flip-chip 
technology.  
 
 
Figure 2.2 On-chip power/ground grids and I/O pads in flip-chip technology 
  
As shown in Figure 2.2, the grid structure and area-array I/O pad allocation are 
adopted in this research [27, 28]. Power is fed through the power pads from the package. 
 16
The current flows through power wires and on-chip circuits, and returns to the package 
through ground wires and ground pads.   
2.3 Partial differential equation for power distribution networks 
 
p
g 
 
 Figure 2.3 Division of power grid into independent cells 
 
 A microprocessor chip is composed of various functional blocks such as ALUs, 
caches, etc. Power supply noise is modeled assuming the switching current and decap 
distribution within a given functional block are uniform. For a functional block with a 
large number of power and ground pads, the block can be divided into cells, and each cell 
is the identical square region between a pair of adjacent quarter power and ground pads. 
It can be considered that no current passes normally through cell borders. One cell is thus 
enough for the power supply noise analysis, as shown in Figure 2.3.  
For today’s microprocessors, for example, Intel Itanium® [2], the power (current) 
densities of most of the functional blocks are approximately uniform, and the sizes of the 
these blocks are large enough to be covered by a large number of power and ground pads. 
For these blocks, this idealized assumption can be well applied and the fast analysis can 
be performed for most parts of chip. For the blocks with non-uniform power (current) 
density distribution and the blocks covered by a small number of pads, the assumption is 
no longer valid. More complicated modeling schemes to consider the current flowing 
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through cell borders need to be adopted, and Chapter 3 will specifically address this non-
uniformity problem.  
 Recent study demonstrates that the package inductance is still overwhelming the 
on-die grid inductance [45], and the impact of the on-chip inductive effect remains 
insignificant when the clock frequency is less than 5 GHz. Because of the power issue, 
increasing the number of processor cores becomes the driving force to enhance chip 
performance instead of increasing clock frequencies. Most of the microprocessors will 
work at frequencies less than 5 GHz in the near future, and thus the on-chip inductive 
effect will be still a secondary effect. Only resistance is considered to model the 
power/ground grids in this research.  
The simplified circuit model of the power distribution network associated with a 
cell is shown in Figure 2.4. The segment resistance of the grid is represented by Rs. 
Switching current between a power grid node and the adjacent ground grid node is 
modeled as a current source, and J(s) represents the switching current density in the 
Laplace domain (to enable the analysis of the current transients in a wide frequency 
range). Symbol Cd denotes the decoupling capacitance (including both the intentionally 
added decaps and the equivalent capacitance of the non-switching transistors) per unit 
area. Symbols ∆x and ∆y represent the distances between two adjacent power (or ground) 
nodes at the same wiring level for x and y directions, respectively. Symbol Lp (4Lp for 
quarter pad)  represents the per pad loop inductance of the package.  
 18
dC x yΔ Δ
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Figure 2.4 Simplified circuit model for GSI power distribution systems 
 
 Because the on-chip inductive coupling between the power and ground grids is 
neglected, the double grid structure can be decoupled into two individual grids, as shown 
in Figure 2.5. Assuming the voltage of a given point (x,y) in a grid is V(x,y,s), the voltage 
of this point can be calculated from the following partial differential equation by using 
Kirchoff’s current law [28]. 
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Figure 2.5 Differential model of a node for single power/ground grid 
 
                 2 ( , , ) ( ) 2 ( , , ) ( , , )s s dV x y s R J s V x y s sR C x y s∇ = + ⋅ + Φ .                                 (2.1)           
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In (2.1), Φ(x,y,s) is the source function of this differential equation and is added to 
represent the voltage drop on Lp. As there is no current flowing through the cell 
boundaries, equation (2.2) should satisfy the following boundary conditions [27]: 
       0 0
( , , ) ( , , ) ( , , ) ( , , )| 0,  | 0,  | 0,  | 0x x a y y a
V x y s V x y s V x y s V x y s
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ ,    (2.2)            
where a denotes the size of the square cell.  
 When high frequency analysis is performed, for the circuit models shown in 
Figure 2.4 and 2.5, DC power supply source Vdd can be removed and the pad is directly 
connected to the ground through the package inductance (represented by 4Lp). It is 
necessary to know the amount of current Ipad(s) flowing through the quarter pad, since 
mathematically it determines the source function of the partial differential equation 
described by (2.1). Symbol Ipad(s) denotes the current delivered to this cell. This current 
is not equal to the total switching current within a cell, since at high frequencies, on-die 
decaps, as charge reservoirs, will supply some of the current. To accurately model Ipad(s), 
we need to calculate the voltage on the pad, and the idea of equivalent pad radius can be 
used to calculate this voltage [28]. The concept of equivalent pad radius is as follows. By 
multiplying the edge length of the pad with a pad shape parameter α, as shown in Table 
2.1, the voltage contours resulting from a square pad are the same as the voltage contours 
from an equivalent circular pad [28]. Assuming the resistance of the pad is negligible 
Ipad(s) can be written as 
                                   
( ,0, )
( )
4
pad
pad
p
V D s
I s
sL
α= − ,                                                        (2.3) 
where Dpad denotes the edge length of the quarter square pad.   
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From a mathematical point of view, the effect of current flowing through a quarter 
pad is equivalent to putting a Dirac delta source function Φ(x,y,s) at the corner point 
(0,0), as shown in Figure 2.6. Φ(x,y,s) has a form of  
                             
( ,0, )
( , , ) ( ) ( )
4
pad
s
p
V D s
x y s R x y
sL
α δ δΦ = − ,                                         (2.4)  
where δ(x) and δ(y) are unit Dirac Delta functions in x and y directions, respectively. 
Table 2.1 Table of pad shape parameters 
Kind of pad α 
Square Pad connected to multiple nodes of the grid 0.59 
Square Pad connected to a single node of the grid 0.2 
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Figure 2.6 Representation of the current flowing through the pad as a Dirac Delta 
function 
     
 Using (2.4) as the source function for (2.1), the equation describing the voltage across a 
cell becomes 
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( , , ) ( ) 2 ( , , ) ( ) ( )
4
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s s d s
p
V D s
V x y s R J s V x y s sR C R x y
sL
α δ δ∇ = + ⋅ − .       (2.5) 
Equation (2.5) can be transformed into a pure Hemholtz equation and be solved 
analytically by putting in the boundary condition of the second kind as described by (2.2) 
[46]. The detailed derivation of (2.5) is demonstrated in Appendix B. The solution of 
V(x,y,s) is  
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( )( ) ( , ,0,0, ) ( ,0,0,0, )
2 2 4
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α
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⋅ ⎡ ⎤⋅ − −⎣ ⎦⋅= −
+ ⋅
,                (2.6) 
where G(x,y,ξ,η,s) is the Green’s function of a Helmholtz equation with the boundary 
condition of the second kind. This function can be written as a double series [46]. 
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.                  (2.7) 
This Green’s function gives the interaction between two points (x,y) and (ξ,η), which is 
defined by the PDE.  
In (2.6), V(x,y,s) can determine frequency characteristics of power noise at any 
location within a cell. Dividing V(x,y,s) by the total switching current within a cell J(s)a2, 
the transfer impedance of the power distribution network Z(x,y,s) can be obtained. 
        
2 2
2
1 ( , ,0,0, ) ( ,0,0,0, )
2 2 4
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L
α
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+ ⋅
.         (2.8)     
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As the current source term is eliminated, Z(x,y,s) incorporates the intrinsic 
impedance of a GSI power distribution network.  
A comparison between (2.8) and the results of SPICE simulation is shown in 
Figure 2.7. This analysis is performed for a grid on the top two metal levels of a chip 
designed at the 65 nm technology node. The chip area is assumed to be 310 mm2 
according to the ITRS prediction [47]. The total number of power and ground pads is 
2048, which accounts for 2/3 of the total pad number [47]. If 2/3 of total chip area is 
assumed to allocate for power and ground pads, the pad pitch, which is the distance 
between two power pads or two ground pads, can be calculated as 375 μm. The average 
metal thickness for the top two wiring levels of Intel 65nm generation microprocessors is 
0.77 μm and the aspect ratio of a signal wire is around 2 [48]. If three signal wires are 
sandwiched between a pair of power and ground wires, the width of a power/ground wire 
should be 3 times the width of a signal wire [49]. Also, the average signal wire pitch for 
the top two wiring levels of a 65 nm generation Intel microprocessor is 0.9 μm [48]. As a 
result, the power/ground wire pitch, which is the distance between two power wires or 
two ground wires, can be calculated as 8.74 μm. The fineness, namely, the number of 
power (ground) wires between two power (ground) pads, can be calculated as 43 by using 
the pad pitch and power/ground wire pitch (we can call this grid a 43x43 grid). The 
segment resistance Rs can be calculated as 0.22 Ω. The pad size is set as 1/6-1/5 of the 
pad pitch in [28], and here a pad is assumed to connect to 49 nodes on the grid (pad size 
is 1/6 pad pitch). In this analysis, 10% of the chip area is allocated as decaps [50].  The 
value of the Effective Oxide Thickness (EOT) is taken to be 1.2 nm according to the 
ITRS projection for the 65 nm node[47], and the EOT value shows the thickness of SiO2 
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gate oxide needed to obtain the same gate capacitance as the one obtained with other 
types of gate oxide materials. Typically, on-chip decaps are made of the gate oxide in 
CMOS technology [11], and the EOT value is used to calculate the decoupling 
capacitance. The typical value of the package inductance per I/O is less than 1 nH for 
flip-chip technology [51]. In this calculation, it is assumed a pair of power/ground I/Os 
have 1 nH inductance. 
 
Figure 2.7 Transfer impedance for three corner points; (a) Locations of three corner 
points; (b) Comparison between (2.8) and the results of SPICE simulations 
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The transfer impedances for three typical corner points are shown in Figure 2.7, 
and it is noted that the transfer impedance has a low-pass characteristic with only one 
peak resonance frequency. The difference in DC values between these three points is due 
to different IR-drop values at various locations. The comparison in Figure 2.7 shows that 
(2.8) maintains high accuracy throughout the entire frequency range with less than 4% 
error. 
2.4 Simplified Transfer Impedance Function 
Observing (2.7) and (2.8), it is noted that the Green’s function is an infinite series, 
and thus both the numerator and denominator have higher order terms of s. As a result, 
the calculation of noise transients in the time domain involves sophisticated numerical 
solutions. To be able to solve for noise transients analytically, a simpler transfer 
impedance function is needed. It can be observed from Figure 2.7 that (2.8) has low-pass 
characteristics with only one peak resonance frequency. This enables a simplified second-
order transfer impedance function Zs(x,y,s) to approximate (2.8). 
                           
2 2
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1 ( , ,0)
2 2 4
( , , ) ( , ,0) 1
4 2 4
d d p
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p d p
Z x ys
C a C a L
Z x y s Z x ys s k
L C a L
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+ ⋅ ⋅ + ⋅
.                               (2.9)  
In the DC case, s=0, and 
                                     ( , ,0) ( , ,0) ( , ,0)s IRZ x y Z x y R x y= = .                                       (2.10)      
Transfer impedance Zs(x,y,0) can be calculated from (2.8), and determines the effective 
IR-drop resistance for point (x,y). Coefficient k is the other unknown quantity which can 
be calculated from (2.8) as follows. The resonance frequency frf for the power distribution 
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network, as shown in Figure 2.7, is determined by the total amount of decaps within a 
cell and the total amount of package inductance connected to a cell, 
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2 2 4
rf
d p
f
C a Lπ= ⋅ .                                               (2.11) 
If we let 
                                         ( , , 2 ) ( , , 2 )s rf rfZ x y j f Z x y j fπ π= ,                                     (2.12)  
The value of k can be obtained as 
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⎛ ⎞ ⎛ ⎞⎛ ⎞ +⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠ ⎝ ⎠= .                                (2.13) 
Table 2.2 Range of main variable values 
Variables min max unit 
Rs 0.01 2 Ω 
Decaps insertion 0 40% of chip area ---- 
Lp 0.01 2 nH 
Pad area Single node 30% of chip surface ---- 
Grid fineness 5 ∞  ---- 
      
The intuition behind the derivation for (2.9) is that to get the simplified transfer 
impedance function, two particular points need to be calculated in the frequency domain 
from (2.8). This greatly reduces computational complexity and enables analytical 
derivation of noise transients in the time domain. The accuracy of (2.9) is verified in 
Figure 2.8. Simulation parameters are the same as those used in Section 2.3. There is 
almost no difference between (2.8) and (2.9), and (2.9) also has less than 4% error 
compared to the results of SPICE simulations. Both (2.8) and (2.9) maintain less than 4% 
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error in a large range when the main physical variables change. The range of the main 
physical variables is shown in Table 2.2. To ensure the models in this chapter can cover a 
large design space, the maximum value of each variable is at least 4 times the empirical 
values which are chosen in the simulations. 
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Figure 2.8 Transfer impedance for three corner points: Comparison between (2.8), (2.9) 
and the results of SPICE simulations 
 
2.5 Analytical Solution for Noise Transients 
As discussed in Section 2.1, the current waveform induced by a function block is 
approximated by a ramp function.  
                                             [ ]( ) ( ) ( ) ( )p r r
r
I
i t t u t t t u t t
t
= ⋅ − − − .                                   (2.14) 
Ip represents the peak current and tr is the rise time of the ramp.  The Laplace transform 
of (2.14) is  
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Equation (2.9) can be also rewritten as   
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Using (2.15) and (2.16), 
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Figure 2.9 Two parts for the power noise waveform 
      
The inverse Laplace transform of (2.18) represents the time domain response of power 
supply noise, and the transients can be divided into two parts, as shown in Figure 2.9. 
From t=0+ to t=tr, the power noise transients can be written as v1(t),   
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(2.19) is composed of a linear term and a sinusoidal term with exponential decay.  
When t>tr, the power supply noise transients can be written as v2(t) 
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The first term in (2.21) is a constant DC value, which denotes the steady state IR-drop. 
The second term is a sinusoidal function with exponential decay.  
As a result, the noise transients v(t) can be written as the sum of v1(t) and v2(t).  
                           [ ]1 2( ) ( ) ( ) ( ) ( ) ( )r rv t v t u t u t t v t u t t= ⋅ − − + ⋅ − .                                     (2.23) 
Figure 2.10 illustrates the power noise transients of three corner points for the 
same grid as mentioned in previous Sections. The allowable maximum current for a high 
performance MPU implemented at the 65 nm technology node is 172 A [47].  If we 
divide this current by the total chip area, the applied peak current density in this analysis 
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can be calculated as 0.55 A/mm2. The rise time of the current is calculated as 5 times the 
on-chip clock cycle [52], which is 1 ns for a 5 GHz chip. Equation (2.23) matches the 
results of SPICE simulations well and has less than 5% error for the entire range of 
variables shown in Table 2.2. 
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Figure 2.10 Power supply noise waveforms for three corner points: Comparison between 
(2.23) and the results of SPICE simulations 
 
2.6 Analytical solution of peak noise  
In previous sections, a single power or ground grid is modeled. The total transfer 
impedance of the whole power distribution network is equal to the sum of the transfer 
impedances of power and ground grids [7]. If the two grids have symmetrical structures, 
as shown in Figure 2.5, the total impedance can be calculated as 
                                ( , , ) ( , , ) ( , , )total s sZ x y s Z x y s Z a x a y s= + − − .                              (2.24) 
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Similarly, the total noise vtotal(x,y,t) is equal to the sum of the noise produced by power 
and ground grids. 
                                    ( , , ) ( , , ) ( , , )totalv x y t v x y t v a x a y t= + − − .                                 (2.25) 
 
Figure 2.11 Noise values vs. location of nodes for IR-drop and peak noise. Lp=0.5 nH,  
10% chip area is occupied by decaps, and Rs=1.1 Ω 
 
 
To identify the points with the worst case noise, SPICE simulation is performed 
on a pair of 11x11 power and ground grids simultaneously by using the simplified circuit 
model, as shown in Figure 2.4. Figure 2.11 gives a spatial view of the IR-drop value and 
peak noise value for each node. The minimum noise always occurs at the corner points 
(0,0) and (a,a), which is where pads are located, and the worst case noise occurs at the 
two remaining corner points, or (0,a) and (a,0). For a single grid network of two metal 
levels, the peak noise occurs when the sinusoidal function in (2.19) reaches its first peak 
value. The time at which this occurs, or the peak time tp, can be solved by 
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Consequently putting this peak time tp into (2.21) the peak noise value of a single grid 
network is  
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The total worst case noise always occurs at points (a,0) and (0,a). The total noise 
at (a,0) can be written as  
                                ( ,0, ) ( ,0, ) (0, , ) 2 ( ,0, )totalv a t v a t v a t v a t= + = ⋅ ,                            (2.28) 
and the worst case peak noise of the double grid network becomes equal to 
                                             2 ( ,0)total worstcase peak peakV V a− − = ⋅ .                                       (2.29) 
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Figure 2.12 The worst case peak noise as a function of the chip area ccupied by decaps: 
Comparison between (2.29) and the results of SPICE simulations for a pair of grids 
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SPICE simulations are performed on a pair of 43x43 power and ground grids, and 
each grid is similar to the grid used in previous sections except for changing some of the 
physical parameters. These comparisons are illustrated in Figures 2.12-2.16 using the 
same switching current density of 0.55 A/mm2.  
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Figure 2.13 The worst case peak noise as a function of Lp: Comparison between (2.29) 
and the results of SPICE simulations for a pair of grids 
 
It is observed from Figures 2.12, 2.13, and 2.16 that ∆I noise is sensitive to the 
amount of decaps, package level inductance, and the number of I/O pads. Decap insertion 
is an effective way to reduce the noise level. However, the on-die area budget for 
decoupling capacitors can be limited. In this situation, package-level high density I/O 
solutions, such as sea of leads (SoL) [53], can be used to suppress the power supply 
noise. High density chip I/Os can greatly reduce the loop inductance of power 
distribution networks, resulting in smaller noise. Larger numbers of I/Os can also reduce 
the IR-drop.  
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Figure 2.14 The worst case peak noise as a function of grid fineness (the number of 
power (ground) wires between two power (ground) pads) : Comparison between (2.29) 
and the results of SPICE simulations for a pair of grids 
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Figure 2.15 The worst case peak noise as a function of segment resistance for different 
pad sizes: Comparison between (2.29) and the results of SPICE simulations  
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Figure 2.16 The worst case peak noise as a function of the number of pads: Comparison 
between (2.29) and the results of SPICE simulations          
 
Grid fineness does not influence the worst case peak noise value if the pad size 
keeps constant, as shown in Figure 2.14. Increasing the pad size can also help reduce the 
worst case peak noise, but is not as efficient as increasing the amount of decaps and 
decreasing the I/O number, as shown in Figure 2.15. From the above plots, it is clear that 
these compact physical models can be used to gain physical insight into the tradeoffs 
between chip and package level resources. 
2.7 Technology trends of power supply noise 
 The models can also be used to project the power noise trends for different 
generations of technology. In this section, the worst case peak noise value is calculated 
for a high performance microprocessor unit (MPU) for each generation from the 65 nm 
node (year 2007) to the 18 nm node (year 2018) [47]. In analyzing the technology trends 
for the power supply noise (the data of each physical parameter at the 65 nm node has 
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already been shown in previous sections). The values and scaling factors of each 
parameter for future generations are obtained as follows 
• The analysis is performed for a grid made of the top two metal levels.    
• The total number of power/ground pads, chip area, supply voltage, power 
dissipation, on-chip clock frequency, and the equivalent oxide thickness (EOT) 
are selected based on the ITRS projections [47].  
• For Intel microprocessors at the 180 nm, 130 nm, 90 nm, and 65 nm nodes [54, 
55, 56, 48], metal thickness and signal wire pitch for the top two wiring levels do 
not scale with technology. The numbers for the 65 nm node are taken for each 
technology generation.   
• Reducing the package level inductance is associated with high costs. Therefore, 
we assume a constant Lp (0.5 nH) as a safe assumption [51, 57]. 
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Figure 2.17 Technology trends of the worst case peak noise 
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Figure 2.17 suggests that supply noise could reach 25% Vdd at the 18 nm node 
compared to 12% Vdd for current technologies if the ITRS scaling trends are followed. 
Excessive noise can cause severe difficulties for circuit designers, and new solutions to 
tackle this supply noise problem are needed in the future.  
The importance of scaling package parameters such as the number of I/O pads is 
also indicated in Figure 2.17. It can be seen that by increasing the pad number by 1.3x 
each generation, the supply noise can be kept well under control.  
 2.8 Conclusion   
In this chapter, a set of compact physical models is derived to describe the 
frequency characteristics, time domain transients and the worst case peak noise value for 
the first droop power supply noise of GSI power distribution networks. The models 
incorporate the distributed nature of on-chip grids and display high accuracy. The models 
enable quick full waveform recognition of the power supply noise without doing 
dedicated simulations. Designers can also perform chip/package co-design of power 
distribution networks and tradeoff multiple design considerations such as wiring resource 
allocation, decap insertion and pad allocation.  The models allow designers to explore a 
large design space, supporting the power grid analysis not only for the state-of-the-art 
design but also for the scaling trends of future technology nodes. There is less than 4% 
difference between the worst case peak noise model and the results of SPICE simulations. 
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CHAPTER 3: COMPACT PHYSICAL MODELS FOR POWER 
SUPPLY NOISE WITH THE CONSIDERATION OF HOT SPOTS 
 
3.1 Introduction 
 The increasing functional complexities of microprocessors result in a non-uniform 
power (current) density distribution across the die. Local power densities with greater 
than 300 W/cm2, also referred as hot spots, are not rare for today’s high-performance 
chips [34]. These hot spots not only require advanced thermal solutions, but also 
challenge the design of power distribution systems. The non-uniformity of the current 
density distribution also leads to high noise levels at current crowding locations.  
Source: www.intel.com
Hot Spot: Non-uniformity 
of current
 
Figure 3.1 Current map of Intel Itanium® Processor [2] 
 
In Chapter 2, blockwise models are proposed to address the power integrity 
problem of power hungry blocks. The models are based on an assumption that the 
switching current and decap distributions are uniform thoughout the functional block. 
Figure 3.1 shows the current map of Intel Itanium® [2]. It can be observed that for most 
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functional blocks, the current distribution is uniform, and the blockwise models can be 
well applied. However, the current induced by some critical blocks at the center of the 
chip diplays high non-uniformity, and the blockwise models can not be used for these 
blocks. Thus, in this chapter, the blockwise models are further extended to more general 
cases by removing the assumption of uniform switching current conditions [58]. The new 
generalized analytical physical models enable quick recognition of the first droop noise 
for arbitrary functional block sizes and non-uniform current switching conditions. 
3.2 Mathematical Modeling for Hot Spots 
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Figure 3.2 Simplified circuit model for GSI power distribution system with a hot spot 
 
                                
A simplified circuit model that accounts for the hot spot is shown in Figure 3.2 
and is an extension of Figure 2.4. Symbols Rs, Cd, ∆x, ∆y, and Lp are the same as those 
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used in Section 2.3. The current density for an active block, as shown in the non-shaded 
region, is represented by J(s) in the Laplace domain. In a high-performance chip, high 
local power dissipation can result in hot spots, as shown in the shaded region in Figure 
3.2, where Jhs(s) denotes the current density inside hot spot.  
 
2 dC x yΔ Δ
2 dC x yΔ Δ
( , )V x y
( , )V x y
( )J s x yΔ Δ
( )hsJ s x yΔ Δ
 
Figure 3.3 Circuit model for single grid structure and the square region allocated for the 
analysis 
      
The on-chip power distribution system consists of power and ground grids, and 
this double grid structure can be decoupled into two individual grids, as shown in Figure 
3.3. The main objective of this work is to accurately model the power supply noise 
caused by hot spots. We consider one hot spot in this section, but the results can be 
extended to more hot spots by superposition. Hot spots are typically small compared to 
the chip area, and we can always consider a large square region that contains all the 
power/ground pads with considerable contributions to the supply current of a hot spot. 
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Partial differential equation (3.1) can describe the frequency characteristics of the power 
noise V(x,y,s) at each node in this square region.  
                   2 ( , , ) ( ) 2 ( , , ) ( , , )s s dV x y s R J s V x y s sR C x y s∇ = + ⋅ + Φ ,                               (3.1) 
where Φ(x,y,s) is the source function of this equation and can be written as 
          
[ ]
1
1
( , , ) ( ) ( ) ( ) ( )
( ) ( ) ( )
M
s hs spi spi
i
N
s
padj padj padj
jp
x y s R J s J s x y x x y y
R V s x x y y
sL
δ δ
δ δ
=
=
Φ = − − ⋅Δ ⋅Δ ⋅ − −
− ⋅ − −
∑
∑ .                   (3.2) 
The first term of Φ(x,y,s) represents the current sources associated with switching nodes 
in the hot spot region. M is the total number of nodes within the hot spot, and (xspi, yspi) 
represents the location of each node inside the hot spot. The second term represents the 
voltage drop on each package inductance (Lp) associated with I/O pads. N is the total 
number of pads. Vpadj(s) and (xpadj, ypadj) denote the voltage and location of each pad, 
respectively.   
By choosing a region large enough for the analysis, there would be virtually no 
current flowing through the boundaries, thereby producing boundary conditions of the 
second kind for (3.1) [46],  
                        0 0| 0,  | 0,  | 0,  | 0x x a y y a
V V V V
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ ,                                  (3.3) 
where a denotes the size of the square region chosen for analysis. 
Equation (3.3) is the combination of a Poisson’s equation and a Helmholtz 
equation. If we let 
                                     ( )( , , ) ( , , )
2 d
J sV x y s u x y s
sC
= − ,                                                    (3.4)  
then (3.1) is modified into a pure Helmholtz equation 
 41
                             2 ( , , ) 2 ( , , ) ( , , )s du x y s u x y s sR C x y s∇ = ⋅ + Φ ,                                     (3.5) 
which also satisfies boundary condition of the second kind. 
                           0 0| 0,  | 0,  | 0,  | 0x x a y y a
u u u u
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ .                                   (3.6)     
The source function can be rewritten into 
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The solution of (3.5) can be obtained by using Green’s function G(x,y,ξ,η,s). The 
solution is   
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However, in (3.8) upadk(s) (k=1..N) is still an unknown for each pad, but it is known that 
upadk(s) should also satisfy (3.1) and therefore (3.8). If we substitute upadk(s) (k=1..N) back 
into (3.8), we have (3.9). 
Equation set (3.9) includes N equations and N unknowns. The voltage upadk(s) 
(k=1..N) associated with each pad can be solved from (3.9), and u(x,y,s) can also be 
calculated accordingly. Consequently, the frequency characteristics of the power supply 
noise for a single power/ground grid V(x,y,s) with a hot spot can be solved analytically 
from (3.4).  
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The time domain transient noise can be obtained by performing an inverse 
Laplace transform on V(x,y,s). The peak noise for each node can also be identified by 
adding up the transient noises of power and ground grids.  
3.3 Case study 
6x6 pad region
for power grid
6x6 pad region for
ground grid
Switching block
Area=3.75mm x 2.5mm
J =64 A/cm2
Hot spot
Area=0.39mm x 0.39mm
J =400 A/cm2
 
Figure 3.4 Illustration of the switching block, the hot spot and the 6x6 pad regions 
allocated for the analysis 
 
 43
A case study is performed for a functional block with grids on the top two metal 
levels of a chip designed at the 45 nm node. The functional block contains a large number 
of pads (over 100 power and ground pads) and has a uniform current density distribution 
except for a hot spot region with an extremely high current density (such as the interface 
circuitry for data cache unit in the Power5 [42]), as shown in Figure 3.4. In this analysis, 
the switching functional block occupies 3.75 mm x 2.5 mm chip area and has an on-
current density of 64 A/cm2, which is the average current density given by the ITRS [47] 
for the 45 nm node. The hot-spot region is assumed to have an on-current density of 400 
A/cm2. This hot spot occupies a 0.39 mm x 0.39 mm region located at the center of the 
switching block. According to the ITRS projections for chip area and number of I/Os at 
the 45 nm node, the distance between two power (ground) pads can be calculated as 375 
μm. As the top level interconnects do not often scale with technology, the wire 
dimensions for the Intel’s 65 nm microprocessors are assumed to be the same as those of 
the 45 nm chips [48]. The segment resistance Rs is calculated as 0.22 Ω, and the number 
of power (ground) wires between two power (ground) pads is calculated as 43. In this 
calculation, the empirical value of 0.5 nH is also used as the package inductance 
associated with each power/ground I/O [51], and it is assumed that 20% of the chip area 
is allocated for decaps. The value of EOT for decaps is taken to be 0.65nm according to 
the ITRS projections for the 45 nm node [47].                     
As shown in Figure 3.4, the double grid structure needs to be divided into two 
single grids as previously noted. To apply the new model, a 6x6 pad region around the 
hot spot is selected for each grid. It is found that less than 1% of the total supply current 
consumed by the hot spot region flows through the pads outside the region, and thus a 
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6x6 pad region is sufficient for the analysis. Figure 3.5 illustrates the frequency domain 
noise responses (magintude and phase responses) at the center point of the hot spot. The 
results are also compared against SPICE simulation results, and the new model shows 
less than 1% error.   
             
Figure 3.5 Frequency domain noise response for the center point of the hot spot. (a) 
Magnitude response, (b) Phase response 
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The total transient noise voltage at the center point of the hot spot can also be 
obtained using inverse Laplace transform and is represented by the solid line shown in 
Figure 3.6. Compared with the results of SPICE simulation (square symbols), the peak 
noise value has less than 1% error.  
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 SPICE simulations
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    Figure 3.6 Transient noise waveforms using SPICE simulations and different models 
        
To further understand the significance of this modified model in this case, it is 
necessary to look at the error from the blockwise model that ignores the non-uniform 
switching current caused by the hot spot. The average current density for the functional 
block is approximately 70 A/cm2. By using this average current, the transient noise 
response based on the blockwise models proposed in Chapter 2 is shown by the dashed 
line in Figure 3.6. The dash-dotted line is the noise response when the maximum current 
density within the functional block (400 A/cm2) is applied in the blockwise model. It is 
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noted that if the non-uniformity of the current is neglected and the average current 
density is used instead, the peak noise value is underestimated by 50%. If the maximum 
current density for the entire block is used to estimate noise, the peak-noise voltage is 
overestimated by three-times.  
3.4 Chip/Package Co-Design and Solutions to Suppress Noise 
To suppress the power supply noise to a safe level, either an on-chip solution 
(adding more decaps) or a package level solution (adding more power/ground I/O pads) 
can be adopted. Decaps are effective when the capacitance value is large enough and 
when the capacitors are close to the hot spot. Adding decaps is costly for hot spots since 
the logic is already dense and the layout is already crowded. Decaps also consume 
substantial gate leakage power. In this situation, package-level high density chip I/O 
techniques, such as Sea of Leads [53], can be an alternative option. The new physical 
models can help designers to identify the noise levels of hot spots, calculate how many 
more pads are needed, and fulfill chip/package co-design.  
Adding more P/G pads locally can be quite effective in lowering the power supply 
noise of the case studied in the previous section. To investigate this point, three cases are 
compared: (i) no extra pads; (ii) 4 extra pads; (iii) 12 extra pads are utilized in the hot 
spot region as illustrated in Figure 3.7 (a). As the peak noise changes almost linearly with 
the increase of current density within the hot spot, as shown in Figure 3.7 (a), adding 
more pads can always provide more I/O paths for the switching current and therefore 
reduce the peak noise. For example, for the hot spot current density of 400 A/cm2, the 
peak noise is approximately 240 mV (Figure 3.7 (b)). The peak noise can be reduced to 
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165 mV (by 30%) by adding 4 pads and to 130 mV (by 45%) by adding 12 pads into the 
hot spot region.  
                
Figure 3.7 (a) Configurations of added pads within the hot spot and peak noise for 
different pad allocation schemes. (b) Noise waveforms for different pad allocation 
schemes with a hot spot current density of 400 A/cm2  
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3.5 Conclusion   
     Generalized analytical physical models are derived to predict the first droop power 
supply noise for non-uniform current switching conditions and arbitrary functional block 
sizes. The models are capable of capturing the impact of package parameters and the 
distributed nature of power grids, and are also able to deal with the non-uniformity of the 
current density distribution brought by power-hungry blocks or hot spots. The models can 
help designers balance various chip and package parameters, provide noise suppressing 
solutions, and fulfill chip/package co-designs. Comparisons between the models and the 
results of SPICE simulations are shown in a case study, and there is less than 1% error for 
both the frequency domain noise model and the projected peak noise value. 
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CHAPTER 4: COMPACT PHYSICAL MODELING AND DESIGN 
IMPLICATIONS OF POWER DISTRIBTION NETWORKS FOR 
THREE-DIMENSIONAL (3-D) CHIP STACKS 
 
4.1 Introduction 
Three-dimensional (3-D) nanosystems can provide enormous advantages in 
achieving multi-functional integration, improving system speed and reducing the power 
consumption for future generations of ICs [35]. 3-D chip stacks have been used in 
commercial products, and today’s applications are mainly focused on low power portable 
devices, such as flash memories and wireless chips. At the high performance end, 
industry has already started to pave the way for microprocessor stacking and 
microprocessor-memory stacking, which will extend Moore's Law beyond its expected 
limits and help break the bottleneck of the memory bandwidth problem for multi-core 
microprocessors [36, 37]. Through-silicon-vias (TSVs) and micro-bumps are the key 
technologies to fulfill 3-D chip stacks for high performance applications, and they 
eliminate the need for long-metal wires that connect today's 2-D chips together, instead, 
relying on short vertical connections etched through the silicon wafer [36]. These TSVs 
and micro-bumps enable multiple chips to be stacked together, allowing greater amounts 
of information to be passed between chips.  
However, stacking multiple high-performance dice may result in severe power 
integrity problems. As shown in Figure 4.1, if multiple high power microprocessors are 
stacked together and flip-chip technology for 3-D chip stacking is used, several hundred 
amperes of current (or even more) needs to be delivered to a limited footprint area. Also 
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the supply current flows through the micro-bumps and narrow TSVs that may exhibit 
large parasitic inductance. These may potentially lead to a large ∆I noise if stacked chips 
switch simultaneously. Thus, power distribution networks in 3-D systems need to be 
accurately modeled and carefully designed. In this chapter, analytical models are derived 
from a set of partial differential equations that describe the frequency-dependent 
characteristics of the power supply noise in each stack of the chips to obtain physical 
insight into the rather complex power delivery networks in 3-D systems [59]. 
μp4, 100W, 125A
Package
μp3, 100W, 125A
μp2, 100W, 125A
μp1, 100W, 125A
Long inductive 
trace
Large amount 
of current  
Figure 4.1 Power integrity problem of 3-D chip stack  
 
4.2 Mathematical Modeling for 3-D Chip Stacks     
In 3-D stacked systems, power is fed from the package through power I/O bumps 
distributed over the bottom-most chip and then to the upper chips using TSVs and micro-
bumps. Each chip is composed of various functional blocks whose footprint can cover a 
large number of power and ground I/O pads. Power supply noise is modeled assuming 
the switching current, decap distributions, and TSV allocation within a functional block 
are uniform. The footprint can be divided into cells, which are identical square regions 
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between a pair of adjacent quarter power and ground pads, as shown in Figure 4.2. It can 
be assumed that no current passes in the normal direction relative to the cell borders in 
each die. Under these assumptions, one cell is enough for the power supply noise 
analysis. 
Switching block
Switching block
Footprint
 
Figure 4.2 Division of the 3-D stack footprint 
 
A simplified circuit model to analyze the power distribution network of 3-D 
systems is shown in Figure 4.3. A wire between two nodes on the i-th die is simply 
modeled as a lumped resistance Rsi. The decoupling capacitance per unit area of the i-th 
die is represented by Cdi. The current density for an active block of Die i is represented 
by Ji(s) in the Laplace domain. Inductance Lp is the per pad loop inductance associated 
with the package, connected to the bottom-most die (Die 1). Each silicon TSV is modeled 
as connected inductor Lvia and resistor Rvia in series (this includes the parasitics of the 
micro-bumps when they are used between dice). Symbols ∆x and ∆y represent the 
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distances between two adjacent power (or ground) nodes in the same wiring level for x 
and y directions, respectively. 
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Figure 4.3 Simplified circuit model for 3-D stacked system 
 
The whole structure consists of power and ground grids that can be decoupled 
into two single grids, as shown in Figure 4.4. Similar to the model derived in Section 2.3, 
the following partial differential equation describes the frequency characteristics of the 
power supply noise Vi(x,y,s) for each node for the i-th stacked die.  
                       2 ( , , ) ( ) 2 ( , , ) ( , , )i si i i si di iV x y s R J s V x y s sR C x y s∇ = + ⋅ + Φ                         (4.1) 
where Φi(x,y,s) is the source function of PDE of Die i (except for Die 1) and can be 
written as 
       ( 1) ( 1)
1
( , , ) ( ) ( )
viaN
i viak iviak iviak i viak
i si viak viak
k viak viak viak viak
V V V V
x y s R x x y y
sL R sL R
δ δ− +
=
− −⎛ ⎞Φ = ⋅ − ⋅ − −⎜ ⎟+ +⎝ ⎠∑        (4.2) 
Equation (4.2) is derived to account for the discontinuity caused by the TSVs in a die, 
Nvia denotes the total number of vias in each die, and Viviak is the voltage of Via k 
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connected to Die i. Moreover, the source functions are used to make mathematical 
connections between Die (i-1), Die i, and Die (i+1). The source function for Die 1 is 
written as  
1 1 2
1 1
1
( , , ) ( ) ( ) ( ) ( ) ( )
4
viaN
s viak viak
pad s viak viak
kp viak viak
R V Vx y s V s x y R x x y y
sL sL R
δ δ δ δ
=
⎛ ⎞−Φ = − ⋅ + ⋅ − ⋅ − −⎜ ⎟+⎝ ⎠∑ . (4.3) 
In (4.3), the first term accounts for the contribution of the package inductance, where Vpad 
is defined as the voltage of the power/ground pad in Die 1.  
Die i
Power grid, TSVs and pad
2 diC x yΔ Δ
Rsi
Rsi
Rsi
Rsi
( , )iV x y
( )iJ s x yΔ Δ
Ground grid, TSVs and pad
 
    Figure 4.4 Circuit model for single grid structure 
 
Since no current flows normally through the cell boundaries, the partial 
differential equation should satisfy the following boundary conditions: 
                                0 0| 0,  | 0,  | 0,  | 0i i i ix x a y y a
V V V V
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ ,                         (4.4) 
where a is the cell size.  
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Similar to the derivation process in (3.4)-(3.8), (4.1) can be transformed into a 
pure Hemholtz equation and be solved analytically by applying the boundary condition of 
the second kind described by (4.4). The supply noise at Die i and Die 1 are  
    ( 1) ( 1)
1
( )( , , ) ( , , , , )
2
viaN
i viak iviak iviak i viak i
i si viak viak
k viak viak viak viak di
V V V V J sV x y s R G x y x y s
sL R sL R sC
− +
=
− −⎛ ⎞= ⋅ − ⋅ −⎜ ⎟+ +⎝ ⎠∑ ,  (4.5) 
and 
1 1 2 1
1 1
1 1
( )( , , ) ( ) ( , ,0,0, ) ( , , , , )
4 2
viaN
s viak viak
pad s viak viak
kp viak viak d
R V V J sV x y s V s G x y s R G x y x y s
sL sL R sC=
⎛ ⎞−= − ⋅ + ⋅ − ⋅ −⎜ ⎟+⎝ ⎠∑ . (4.6) 
where G(x,y,ξ,η,s) is the Green’s function of a Helmholtz equation with boundary 
condition of the second kind. Since, Vpad and Viviak are unknowns in (4.5) and (4.6), but 
they should be the solutions of (4.5) and (4.6). We can put them on the left-hand sides of 
(4.5) and (4.6) and solve for them. If there are K vias in each die, an equation set with 
[K(N-1)+1] equations and [K(N-1)+1] unknowns (Vpad and each Viviak) needs to be 
solved. Consequently, the frequency characteristics of the power supply noise for Die i 
Vi(x,y,s) can be solved analytically from (4.5) and (4.6). 
The time domain transient noise can be obtained by performing an inverse 
Laplace transform on Vi(x,y,s). The peak noise for each node can also be identified by 
adding up the transient noises of power and ground grids.  
4.3 Model Validation 
 
A comparison between the physical model and the results of SPICE simulations is 
performed for a stack of five high performance MPUs at the 45 nm node considering the 
top two metal levels of each chip, as shown in Figure 4.5. The setup of each chip is the 
same as the simulations perfomed in Section 3.3. It is assumed that five critical functional 
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blocks in each of the dice share the same footprint and switch simultaneously with an 
identical on-current density of 100 A/cm2. The five chips are stacked together through 
micro-bumps of 100 µm diameter and TSVs of 50 µm diameter and height of 200 µm. 
The effective inductance (half of the loop inductance for two adjacent traces) can be 
calculated as 0.06 nH by RAPHAEL [14]. For the figures to show the chip stacking 
structures in Sections 4.3-4.5, the die with gray shade denotes the die which is switching, 
and the arrow points to the die for which the power supply noise is to be examined. The 
worst case noise, which is the main concern in digital systems, normally occurs at the 
corners of the grid cell (furthest from power/ground pads). This is similar to the previous 
findings in the case of a single chip in Chapter 2. In Figure 4.5, all dice are shaded and 
this represents that all dice are switching. 
 
Die 3
Die 2
Die 1
Package
Die 5
Die 4
 
Figure 4.5 Five chip stacking for model validation: All dice are switching, and Die 3 is 
examined 
 
 56
                      
Figure 4.6 Frequency response of the worst case noise for the third die: (a) Magnitude; 
(b) Phase. 
 
Figure 4.6 illustrates the frequency domain response (magnitude and phase) for 
the worst case noise of the third die. The results are also compared against the results of 
SPICE simulations, and the new models show less than 4% error. The transient supply 
noise of the worst case scenario is also obtained and is represented by the solid line in 
Figure 4.7. Comparing with the results of SPICE simulations (square dots), the peak 
noise value has less than 4% error. 
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Figure 4.7 Time domain response of the worst case noise for the third die 
 
4.4 Design Implication for 3-D Integration 
In the following context, the models will be used to address the power integrity 
problem of 3-D integration systems. To make a worst case scenario analysis, the worst 
case peak noise value will be considered. 
The case when a single die is switching is considered first. This can be the case 
when one die dissipates considerably larger power relative to the other dice in the stack. 
An example of such a system is a processor die with several memory dice. A stack of 10 
dice is modeled in Figure 4.8 (a). As the switching die becomes further away from the 
package, an increase of worst case peak noise can be seen from Figure 4.8 (b). This is 
mainly because of the longer current trace and therefore a larger parasitic inductance and 
resistance as the switching block is further away.  
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Figure 4.8 Single die switching, changing the switching die 
 
The increasing functional complexities of digital systems results in a higher level 
of integration, and more and more dice will be stacked together to achieve this goal. It 
can be seen in Figure 4.9 that if the total number of the stacked dice is increasing, the 
noise level for the topmost die decreases when the number of dice is less than 6. This is 
because non-switching dice behave as decaps for the switching die. However, when the 
number of dice increases beyond 6, the increase in decaps can not compensate the impact 
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of the longer inductive TSV traces and micro-bumps associated with those added dice, 
which result in the increase of the noise level.    
           
Figure 4.9 Single die switching, increasing total number of dice 
 
If only one die is switching, the noise is smaller than the single chip case (2-D 
case), because the switching dice can use the decaps of those non-switching dice in the 3-
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D stacks. However, normally the activities of the two blocks with the same footprints are 
highly correlated because an important purpose of 3-D integration is to put the blocks that 
communicate most as close to each other as possible, as shown in Figure 4.10.  
2-D
3-D
 
Figure 4.10 Making shorter interconnects between communicated blocks by using 3-D 
integration 
 
Therefore, we must consider the worst case scenario when all the functional 
blocks sharing the same footprint switch simultaneously, as shown in Figure 4.11. If the 
total number of dice is increased and the noise levels of the topmost and bottommost 
levels are examined, it can be seen that when all dice are switching the noise produced in 
a 3-D integrated system is unacceptable when compared to a single chip case. This is 
especially true for the topmost die where the noise level changes dramatically (180 mV 
for the single die case as opposed to 790 mV for the 10 dice case). Even for the 
bottommost die, methods of suppressing the noise need to be identified.  
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 Figure 4.11 All dice switching, increasing total number of dice 
 
4.5 Solutions for Suppressing Noise Level in 3-D systems 
  Traditionally, as presented in Chapter 3, to suppress the noise to a safe level, 
designers can either add more decaps in a logic chip or add more power/gound I/O pads 
between the chip and package. In 3-D systems, power integrity problems arise from the 
third dimension, and the solutions can be pushed into the third dimension as well. In this 
section, new method are presented in a “3-D” way to tackle the 3-D problem.  
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Figure 4.12 Effect of adding one “decap” die. (a) Single die switching; (b) Four switching 
dice without “decap” die; (c) Four switching dice with “decap” die at the bottom; (d) 
Four switching dice with “decap” die on the top 
 
 If a whole die is used as decaps (100% area is occupied by decaps), and the 
“decap” die is stacked with other dice, the noise can be suppressed to some extent. For 
example, as shown in Figure 4.12, if the same setup as previous sections is adopted and 4 
dice with one “decap” die are stacked together, putting the “decap” die on the top results 
in 36% reduction in the worst case peak noise of Die 4 (256 mV in Figure 4.12 (d) 
compared to 400 mV Figure 4.12 (b)). Putting the “decap” die at the bottom of the stack 
can lead to 22% reduction for Die 4 (312 mV in Figure 4.12 (c) compared to 400 mV in 
Figure 4.12(b)). Although there are improvements resulting from the “decap” die, still 
more “decap” dice need to be added to achieve the noise level of a single die (2-D case, 
182 mV in Figure 4.12 (a)). 
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Figure 4.13 Effect of adding two “decap” dice. (a) Single die switching; (b) One “decap” 
die at the bottom and the other in the middle; (c) One “decap” die in the middle and the 
other on the top; (d) Both “decap” dice on the top 
 
Figure 4.13 (b), (c) and (d) illustrate the case of different schemes of using two 
“decap” dice. By putting the two “decap” dice on the top, the noise of Die 4 can be 
suppressed to 199 mV. The noise levels of other dice (Die 1-3) which are away from the 
decap dice are also kept around 200 mV, which is close to the level of single chip (2-D). 
It can be seen that putting the “decap” dice on the top is the best scheme to suppress the 
noise of the fourth die, as shown in Figure 4.13 (d).     
Instead of adding a “decap” die, it is more efficient if high-k material is used 
between the power and ground planes (on-chip) [59]. A drawback of this technique is the 
cooling problem since “decap” dice block the cooling path for other dice. It should be 
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emphasized that cooling also presents major challenges to 3-D integration and the newly 
developed microfluid cooling technique can potentially alleviate this cooling problem 
[60].   
Adding More TSVs 
                     
Figure 4.14 Effect of adding more TSVs: fixing the number of power/ground I/Os 
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     Figure 4.15 Effect of adding more TSVs and power/ground I/Os 
 
Another possible solution is to use more TSVs. To examine the efficiency of 
increasing the number of TSVs, in the first case, a five die stacking structure is used, and 
the total number of power/ground I/Os is fixed as 2048. As shown in Figure 4.14, it is 
noted that one can not benefit by solely increasing the number of TSVs. Because the 
parasitics of TSVs are much smaller than those of the package, and only small changes 
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for noise level can be obtained by inceasing the number of TSVs. Adding more TSVs 
might even make designers lose benefits because TSVs consume die area that would be 
potentially used for decaps or additional circuits for noise suppressing purposes. In the 
second case, the numbers of both P/G pads and TSVs in each dice are increased. This 
causes the power supply noise to greatly reduce and even reach the level of a single chip, 
as shown in Figure 4.15. These two cases show that the bottleneck is still power/ground 
I/Os as they have a critical role in determining the power supply noise. The inductance of 
the package is the dominant part throughout the whole power delivery path for the first 
droop noise. Therefore, the power integrity problem needs an I/O solution that can 
provide high-density interconnection without sacrificing the mechanical attributes needed 
for reliability.  
4.6 Conclusion 
In this chapter, analytical physical models are derived to incorporate the impact of 
3-D integration on the first droop power supply noise. The models enable power design 
engineers to identify the challenges in power delivery network design due to the larger 
supply current and longer power delivery paths in 3-D integrated systems. The physical 
models not only consider the distributed nature of the power grids and decaps, but also 
capture the impacts of package parameters and 3-D design parameters. The models have 
less than 4% error compared to the results of SPICE simulations. Based on the models, 
design guidelines are also proposed to address the power integrity problem for 3-D 
integration. The relationships between the power supply noise, decap insertion, 
power/ground I/O allocation, and TSVs allocation are discussed quantitatively. Schemes 
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for reducing the power supply noise in 3-D integration systems are also proposed and 
their impacts on future 3-D system designs are also emphasized in this chapter. 
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CHAPTER 5: COMPACT PHYSICAL MODELS FOR CHIP AND 
PACKAGE POWER AND GROUND DISTRIBUTION NETWORKS  
 
5.1 Introduction 
Flip-chip technology introduces significant chip and package design complexities 
[29], and allows progressively faster devices packed at greater densities. However, they 
demand careful co-design of chip- and package-level power distribution networks to 
avoid excessive power supply noise with the minimum use of resources. The first droop 
noise is a ringing effect tightly associated with the chip and package resources (on-chip 
decaps and package inductance), and thus optimum designs require integrated 
chip/package co-design efforts to quickly evaluate the tradeoffs available in silicon chips 
and packages. This chip/package combination must be viewed throughout various design 
phases especially for power integrity aware designs.  
However, in reality, two sets of tools (PEEC method and SPICE simulations for 
chips and electromagnetic solvers for packages) are used for chip and package modeling. 
Those tools are based on different methodologies and bridging them becomes 
challenging.  It is of great importance to build up a tight linkage between chip and 
package designs, and this requires a unified platform that can fulfill real co-designs. In 
this chapter, a compact physical modeling scheme is used to make it happen.   
Compact physical models for the first droop power supply noise have been 
proposed in Chapter 2-4 to address the power delivery issues caused by power hungry 
blocks, hot spots and 3-D integration. These models embody the distributed nature of on-
chip power grids, decaps and current sources. A simple representation of the package was 
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used with terminating chip I/O interconnects with lumped inductors. In this chapter, these 
models are further extended. Distributed representations of power and ground planes are 
added to accurately consider the noise propagation in the package and help complete fast 
and accurate chip/package co-designs [61]. In the package, multiple power/ground planes 
can be simplified into a plane pair [10]. The entire chip surface and package areas are 
chosen for the modeling. The frequency characteristics of power supply noise voltages on 
the chip and in the package are described mathematically by two partial differential 
equations (PDEs), respectively. These models are validated using the commercialized 
power integrity validation tool SPEED2000 [22], and the analysis is performed for a 
ceramic package module designed by IBM. 
5.2 Mathematical Modeling for Chip and Package Power Distribution Networks 
An overview of the power delivery system of GSI systems is illustrated in Figure 
5.1. The supply current comes from the DC-DC converter at the board level, and is fed 
into the package through a ball grid array (BGA) [29]. The current then flows through 
power planes and vias in the package, enters the chip through a solder bump I/O array 
(IBM uses the term C4, Controlled Collapse Chip Connection, for the chip to package 
I/Os), and finally is distributed to on-chip circuitry by on-chip power/ground grids. The 
current returns through an opposite path. The power delivery traces in the package and on 
the board are associated with a certain amount of inductance, which results in voltage 
fluctuation in the power distribution network. To decouple the power supply noise, 
decaps are allocated at the chip and package levels to bypass the high frequency 
components in the noise transients. On-chip grids and decaps together with power ground 
planes and vias play important roles for the first droop power supply noise. The first 
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droop noise is the focus of this chapter, and a perfect board is assumed since board 
parameters only influence the second and third droops. It is assumed that the power and 
ground BGAs are AC shorted at board level.   
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On-chip circuits, decap
and P/G gridsPackage P/G 
planes and vias
C4’s
BGA Board
From DC-DC Converter
To DC-DC Converter
Input current
Return current
 
Figure 5.1 Power delivery system of GSI systems 
 
 Compact physical models for the first droop power supply noise have been 
presented in Chapters 2-4, and simplified circuit modes are used to analyze on-chip 
power distribution networks. In this chapter, the same circuit model is built up for the 
chip-level power distribution networks. As shown in Figure 5.2, a wire between the two 
nodes is simply modeled as a lumped resistance Rc. The amount of decoupling 
capacitance per unit area is represented by Cc. The current density for an active block is 
represented by Jc(s) in the Laplace domain. Symbols ∆x and ∆y represent the distances 
between two adjacent power (or ground) nodes in the same wiring level for x and y 
directions, respectively. 
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Figure 5.2 Simplified circuit model of on-chip power/ground grids 
 
A high-performance GSI system requires a package with multiple power/ground 
planes, because a large number of signal lines have to be routed on several interconnect 
levels in the package. These signal interconnect levels have to be placed between or over 
power/ground planes to have an impedance-controlled environment and also to prevent 
coupling of signal lines in different levels. To speed up the analysis process, multiple 
power/ground planes can be snapped into a plane pair [10].  There were quite a few past 
works, such as [62], which proposed equivalent circuit models similar to the simplified 
circuit models for on-chip grids to handle a power/ground plane pair. As shown in Figure 
5.3, a power/ground plane pair can be divided into unit cells, and if dielectric loss is 
neglected, each cell consists of an equivalent circuit with Rp, Lp and Cp. Symbol Rp 
represents the distributed resistance per unit area, Lp is the distributed inductance per unit 
area, and Cp is the distributed parallel plate capacitance per unit area between power and 
ground planes. The calculation of Rp, Lp and Cp can be found in [62]. Symbols ∆xp and 
∆yp represent the sizes of each unit cell in x and y directions, respectively.  
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Figure 5.3 Simplified circuit model of package power/ground planes 
 
The chip and package are connected through C4 bumps and I/O pads. The 
parasitics of a C4 bump and I/O pad pair is represented by a resistor Rc4 and an effective 
inductor Lc4. Similarly, each BGA bump, connecting package and board, can be 
represented by a resistor Rbga and an effective inductor Lbga.   
Therefore, the following partial differential equation (PDE) can describe the 
frequency characteristics of the power supply noise V(x,y,s) for each node on a single 
power/ground grid [61].  
                           2 ( , , ) ( , , ) 2 ( , , )c c c c cV x y s V x y s R sC x y s∇ = ⋅ ⋅ + Φ .                                (5.1) 
Also, in the package, a power/ground plane is naturally a continuous planar surface. 
Thus, the PDE to describe the frequency characteristics of a power/ground plane can be 
written as  
                         ( )2 ( , , ) ( , , ) 2 ( , , )p p p p p pV x y s V x y s R sL sC x y s∇ = ⋅ + ⋅ + Φ .                            (5.2) 
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In (5.1) and (5.2), Φc(x,y,s) and  Φp(x,y,s) are the source functions for the chip and 
package PDEs, respectively. They can be described as 
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Function Φc(x,y,s) is used to account for the impact of on-chip switching circuits, 
power/ground I/O pads and C4 bumps on the chip PDE. The first summation in Φc(x,y,s) 
represents the switching current induced from on-chip functional blocks, and (xspj, yspj) is 
the location of each switching node. The second summation represents the current 
flowing through the power/ground I/O pads and C4 bumps. The location of each C4 
bump is denoted by (xc4j, yc4j). The term [Vc-C4j(s)-Vp-C4j(s)] is the voltage across the j-th 
I/O pad and C4 bump pair. It should be noted that Φc(x,y,s) is also a function of package 
voltages [Vp-C4j(s)] at the C4 locations.  
Function Φp(x,y,s) is used to account for the impact of power/ground I/O pads, C4 
bumps, BGA bumps, and package level decaps on the package PDE. The first summation 
in Φp(x,y,s) represents the current flowing through the power/ground I/O pads and C4 
bumps. The second summation represents the current flowing through the BGA bumps. 
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The location of each BGA bump is denoted by (xBGAj, yBGAj). The third summation 
represents the current bypassed by package-level decaps, and (xDecapk, yDecapk) is the 
location of Decap CDecapk. Also, LESLk and RESLk denote the equivalent series inductance 
(ESL) and equivalent series resistance (ESR) of each decap, respectively.  Also, we can 
observe that Φp(x,y,s) is a function of chip voltages [Vc-C4j(s)] at the C4 locations. 
Φc(x,y,s) and  Φp(x,y,s) also make links between two PDEs using the voltages 
across I/O pads and C4 bumps.  
Chip
Package
a (chip size)
Switching 
circuits
b (size of package)
 
Figure 5.4 The setup of the boundary conditions for PDEs 
 
As shown in Figure 5.4, if the whole chip surface and whole package areas are 
chosen for the modeling, it is found that there is no current flowing normally through the 
chip and package boundaries. Thus, both the two PDEs have boundary conditions of the 
second kind. If the shapes of the chip and package are square, the boundary conditions 
for the PDEs can be written as  
                         0 0| 0,  | 0,  | 0,  | 0c c c cy y a x x a
V V V V
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ ,                              (5.5) 
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and                                                  
                            0 0| 0,  | 0,  | 0,  | 0
p p p p
y y b x x b
V V V V
y y x x= = = =
∂ ∂ ∂ ∂= = = =∂ ∂ ∂ ∂ ,                          (5.6) 
where a and b are the sizes of the chip and package, respectively.  
PDEs (5.1) and (5.2) can be solved analytically by putting in the boundary 
conditions of the second kind described by (5.5) and (5.6) [46]. The noise voltages for the 
chip and package are  
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where G(x,y,ξ,η,s) is the Green’s function of a Helmholtz equation with boundary 
condition of the second kind. However, in (5.7) and (5.8), the voltages associated with 
I/O pads and C4 bumps (Vc-C4j & Vp-C4j), BGA (VBGAj) and decaps (VDecapk) are unknowns. 
However, those voltages should also be the solutions of (5.7) and (5.8), and those 
voltages associated with the two PDEs can be put on the right-hand sides of (5.7) and 
(5.8). If there are Nc4 C4 bumps, NBGA BGA bumps, and NDecap decaps, an equation set 
with (2Nc4+NBGA+NDecap) equations and (2Nc4+NBGA+NDecap) unknowns needs to be 
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solved. Consequently, the frequency characteristics of the power supply noise for the chip 
and package can be solved analytically from (5.7) and (5.8). 
The transient noise in the time domain can be obtained by performing an inverse 
Laplace transform on Vc(x,y,s) and Vp(x,y,s). The peak noise for each node can also be 
identified by adding up the transient noises of power and ground grids or power and 
ground planes.  
5.3 Model Validation by SPICE 
Package 
(8 P/G BGAs)
Chip 
(18 P/G C4s)
4 mm
1.76 mm
Center of 
the chip  
Figure 5.5 Setup for the comparison between SPICE simulations and compact physical 
models 
 
A comparison between the compact physical models and the results of SPICE 
simulations is first performed. As SPICE can not handle large networks, a smaller size 
problem is chosen to validate the accuracy of the compact physical models, as shown in 
Figure 5.5. The study is performed for a 1.76 mm x 1.76mm chip with 18 C4 bumps (3x3 
array for power and 3x3 array for ground) and a 4 mm x 4 mm package with 8 BGA 
bumps (2x2 array for power and 2x2 array for ground). This setup can be 100 times 
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smaller than regular sized chip and package. Empirical values are used for key 
parameters, as shown in Table 5.1 [9, 61].  
 
Table 5.1 Parameters for the comparison between SPICE and compact physical models 
Symbol Value unit 
Rc 0.3 Ω 
Rp 0.05 Ω per unit area 
Lp 0.2 nH per unit area 
Cp 2 nF/cm2 
Cc 530 nF/cm2 
Lc4 0.01 nH 
Rc4 0.002 Ω 
LBGA 0.4 nH 
RBGA 0.01 Ω 
Jc 10 A/cm2 
 
It is assumed that there are 50 power/ground wires between two power/ground C4 
bumps, and each segment is modeled by lumped RC circuit in SPICE simulations. The 
package is also discretized based on the same fineness as on-chip grids, and each package 
segment is modeled by lumped RLC circuit in SPICE simulations. Also it is assumed that 
the whole chip is switching with a current density of 10 A/cm2. 
The comparison between the frequency domain results of new models and SPICE 
simulations for the noise at the center of the chip is shown in Figure 5.6. It can observed 
from Figure 5.6 that the results from compact models fit SPICE simulation results very 
well.  
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 Figure 5.6 Frequency domain response at the center of the chip: (a) Magnitude; (b) Phase 
 
5.4 Model Validation by SPEED2000 
It is of great importance to evaluate the efficiency of the models to be used in real 
industry designs. These models are also validated using the commercialized power 
integrity validation tool SPEED2000 [22]. This analysis is performed for a ceramic 
package module with 15 plane layers designed by IBM. As shown in Figure 5.7, a 13.2  
mm x 13.2 mm chip is put on the top of a 33 mm x 33 mm package, and the chip is 
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surrounded by sixteen 250 nF package-level decaps. The schematic view of the package 
in SPEED2000 is shown in Figure 5.8.  
Package 
Chip
33 mm
13.2 mm
Decap
(250nF each)
 
    Figure 5.7 Configuration of the IBM ceramic package module 
 
 
                  
Figure 5.8 Schematic view of the package module in SPEED2000 
   
To speed up the simulation process of the compact physical model yet not lose 
much accuracy, the package is divided into 10x10 cells and the chip is divided into 12x12 
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parts, as shown in Figure 5.9. In each cell of the chip and package, all the C4 and BGA 
bumps are snapped together as one element. In this case, it is also assumed that the whole 
chip is switching with current density of 10 A/cm2 . 
Figure 5.10 shows the noise waveforms at the center of the chip and one decap 
location in the package as indicated in Figure 5.9. The models can well predict the 
resonance of the first droop power supply noise and have less than 10% error in 
predicting the first peak of the noise waveform compared to SPEED2000. It is 
meaningful to have an accurate prediction for the first peak. Because the first peak is a 
negative peak that lowers the supply voltage, slows down the circuits and therefore limits 
the maximum frequency the circuits can achieve. The physical models also give a good 
projection for the ringing effect (10% error for the resonance frequency at the center of 
the chip) by considering the distributed nature of the on-chip decoupling capacitance and 
package-level plane inductance. In Figure 5.10, it can also be observed that the models 
have larger error (50%) in predicting the second peak (a positive peak). This is because 
an assumption, that the package planes are uniform, is made to derive the models. 
However, in a real design, there are over tens of thousands of vias in the package, which 
play important roles in deciding the resistance of the planes, and the non-uniformity of 
the vias leads to the difficulties to accurately calculate the damping factor for the noise, 
and influence the accuracy of the later peaks. The physical models derived in this chapter 
need around 30 minutes to finish the simulation while SPEED2000 takes 9-10 hours. The 
compact physical models can at least have 10x speed-up. 
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Figure 5.9 Divisions of the chip and package 
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Figure 5.10 Waveforms for the two locations as shown in Figure 5.9, the center of the 
chip and a decap location in the package  
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5.5 Conclusion 
     For the first time, compact physical models are derived in this chapter, which allow 
designers to make a fast recognition of the power supply noise at chip and package levels. 
The models are able to incorporate the distributed nature of on-chip power grids and 
package power/ground planes. Designers can perform chip/package co-design for power 
distribution networks and tradeoff multiple design considerations such as metal resource 
allocation (on-chip power/ground grid and package-level power/ground plane), decap 
insertion (amount of decaps on the chip and in the package) and I/O allocation (sizes and 
number of C4 and BGA bumps) during early stages of design. The models are validated 
by commercial tools SPICE and SPEED2000. A ceramic package designed by IBM is 
used, and it is validated that there is less than 10% difference between the model 
predictions and the results of commercial tool SPEED2000 when predicting the first 
negative peak noise value and the time of noise occurrence. The new models also have at 
least 10x speed-up compared to SPEED2000 in early stage designs.  
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CHAPTER 6: COMPACT PHYSICAL MODELING TO MINIMIZE 
ENERGY-PER-BIT FOR ON-BOARD LC TRANSMISSION LINES 
UNDER NOISE CONDITIONS  
 
6.1 Introduction 
As stated in Chapter 1, chips become more and more power-limited in the GSI era 
[5, 47]. At the same time, the demand for I/O bandwidth increases due to the increases in 
the speed and integration level of chips, and hence the power dissipation in I/O drivers 
becomes a major issue. Low-swing signaling is suggested as a viable technique for 
lowering the power dissipation [40, 41]. It is desirable to send a certain amount of 
information dissipating the minimum possible energy. Thus, energy-per-bit, the energy 
consumed to transfer a single bit data, can be considered as a metric for comparing the 
energy efficiency of interconnects.  
In a noise-free system, the energy-per-bit of a noise free channel decreases 
monotonically as the signal voltage swing decreases. Due to the receiver sensitivity and 
some noise sources independent to the signal swing, however, lowering signal swing 
requires larger bit duration such that a signal can reach a level large enough to fight 
against the noise. This increase in bit duration, however, increases the energy-per-bit. 
Thus, there is an optimal signal swing at which the energy-per-bit is minimized. In [41], 
the author has presented the work about balancing the signal swing and circuit overheads 
to reduce the total power consumption for on-chip interconnect systems. This chapter, for 
the first time, illustrates the trade-off between the signal swing and bit duration, and for a 
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given noise condition, calculates the theoretical value for the minimum energy-per-bit 
and optimal voltage swing for on-board LC transmission lines.     
Tuning down the signal voltage swing can be used to save energy for on-board 
interconnects. The maximum energy saving and area overhead for this technique are also 
derived. By using a proper power supply scheme, the energy-per-bit can be decreased by 
2.5x while consuming about 1.5x more on-board wiring area.  
6.2 Noise Aware Bit-rate Limit 
The step response of a transmission line [63] is  
                          
      for  
( )   
0                                           otherwise
erfc t l LC
f t t l LC
β⎧ ≥⎪= −⎨⎪⎩
                             (6.1) 
where erfc() is the complementary error function, l is the wire length, L and C are 
external inductance and capacitance, respectively, and β (with a dimension of second) is a 
normalized unit related to the dimensional and material properties of the wire. And hence 
the bit-rate limit of an LC transmission line b (with a dimension of 1/s) has the form [64] 
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k k l
σ
β μ μ
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,                                         (6.2) 
where μ0 and μr are the permeability of vacuum and the relative permeability of the 
conductor, respectively, σ is the conductivity of metal, and Z0 denotes the characteristic 
impedance. This result indicates that the bit-rate limit is proportional to (p/l)2, the squared 
ratio of the perimeter to the length of the conductor. The choice of k determines the eye-
opening dimension, and the calculation of k is discussed later in this section.  
In [38] the worst case noise analysis method is presented, and if unbounded 
thermal, flicker and shot noises are ignored, the bounded noise sources are classified into 
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two categories: the proportional component, which is composed of the noise sources that 
are proportional to the signal swing such as crosstalk and signal induced power supply 
noise, and the independent component, which represents the noise sources that are 
independent of the signal swing such as signal unrelated power supply noise. Receiver 
sensitivity is an input offset voltage needed to generate a full swing output. Therefore, it 
is reasonable to attribute receiver sensitivity into the category of the independent noise. 
Consequently, the overall noise budget VN is obtained by simply summing them up,  
                                                     N N S INV K V V= + ,                                                       (6.3) 
where VS is the signal swing, and  KN is the dependent noise coefficient and VIN is the 
independent noise voltage. In [38], typical values of KN and VIN are listed for board-level 
interconnections as KN = 0.25, and VIN = 0.05VDD, where VDD denotes supply voltage, 
namely, the full swing voltage. If taking the noise budget into account, the eye-opening 
dimension will be determined by the noise budget when reduced signal swings are 
utilized. Because the step input response is a complementary error function (erfc()) [63], 
the noise aware bit-rate can be obtained as (6.5) by selecting k described by (6.4) 
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Substituting equations (6.4) and (6.3) in (6.2) yields 
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.                              (6.5) 
The inverse error function in (6.5) is not an easy term to manipulate in 
mathematics, and a polynomial series approximation is therefore introduced. It is found 
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that a first order polynomial approximation [65] has maximum error less than 5% and is 
accurate enough when 0.5 INN
S
VK
V
⎛ ⎞+ +⎜ ⎟⎝ ⎠
 is between 0.5 and 1, which is the range of the 
term in real circuit parameter implementation based on the empirical values of KN and VIN 
given in [38]. Thus, the revised noise aware bit-rate limit can be obtained, 
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.                              (6.6) 
6.3 Minimized Energy-Per-Bit      
To minimize the energy-per-bit, an interconnect needs to work at its bit-rate limit 
so that the bit duration is minimized. Energy-per-bit can therefore be written as 
                                                          bit
PE
b
=  .                                                              (6.7) 
where power, P, decreases monotonically with scaling down the voltage swing. Bit rate 
limit, however, decreases as the voltage swing scales because of independent noise 
sources. Generally, power consumption of drivers is dominant and that of receivers can 
be ignored [66].  
To realize reduced signal swing techniques, the interconnection system is 
constructed as shown in Figure 6.1 [41]. The wire is ended with matched impedance with 
the value of wire’s characteristic impedance Z0 (often set to be 50 Ω). The driver uses 
reduced supply voltage, VSSD=VDD/2-VS/2 and VDDD=VDD/2+VS/2, and the DC voltage of 
the wire is set to VDD/2 such that the receiver and the driver can work at a proper point.  
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Figure 6.1 Power supply scheme for on-board interconnection 
      
A power supply scheme [41] can be adopted based on the circuit structure in Figure 6.1. 
Two supplies, VS/2 and –VS/2, each connected to the common stable node VDD/2. Either 
of the two supplies delivers the current with amount of VS/2Z0 or –VS/2Z0 to the receiver. 
The power consumption is  
                                                         
2
04
SVP
Z
= .                                                               (6.8) 
Equation (6.8) needs to be doubled, if differential signaling is used. Using (6.6), (6.7), 
and (6.8) obtains 
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letting the derivative of (6.9) equal to zero, the optimal signal swing that minimizes the 
energy-per-bit is calculated as 
                                                     4
1 2
IN
S opt
N
VV
K−
= − ,                                                      (6.10) 
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which is independent of material and dimensional properties of the wire. 
Energy-per-bit normalized to the full swing energy-per-bit is plotted in Figure 6.2. 
It demonstrates that a more severe noise condition results in a larger optimal signal swing 
and a larger minimum energy-per-bit. Below the optimal voltage value, the energy-per-
bit increases sharply with the decrease of the signal swing, In the case of KN=0.25 and 
VIN=0.05VDD, the minimum normalized energy-per-bit is 0.410 with a 0.4VDD signal 
swing. 
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Figure 6.2 Normalized energy-per-bit vs. signal swing in different noise conditions 
 
6.4 Wiring Area Overhead 
The energy saving that low-swing signaling can offer comes at the price of 
smaller bandwidth and hence for a given aggregate bandwidth, there is a wiring area 
overhead associated with low-swing signaling. To quantify this overhead, a similar 
approach presented in [64] is followed here.  
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Data flux density ФD is the interconnect bandwidth per unit wire width. It is 
desired to have a large data flux density to transfer as many bits per second as possible 
using a constant wiring area in high performance systems. As shown in Figure 6.3, if data 
buses fully utilize a chip edge, aggregate bandwidth for each chip edge could be obtained 
by multiplying the maximum data flux density with chip dimension.  
 
Figure 6.3 Illustration of data flux density, ФD ( bit/s cm⋅ ), where chip edge length Dchip 
and wire width w both have dimensions of cm 
 
The result in [64] is based on two assumptions. First, because of the proximity 
effect, current flows mostly through the lower and upper regions of wires that are close to 
ground planes and the effective perimeter of a wire can be taken as twice wire width 2w.  
Secondly, off-chip or on-board wire width is set to be half of the wire pitch. Therefore, 
the maximum data flux density is determined by the ratio of bit-rate limit to wire width 
and can be calculated from (6.6)    
                      
2 2
0
2
0
641 (0.5 )
2 2 2
IN
D N
S r
V Zb wK
w V l
σπ
μ μ
⎡ ⎤⎛ ⎞ ⎛ ⎞Φ = ≤ − + +⎢ ⎥⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠⎣ ⎦
.                      (6.11) 
To achieve the maximum data flux density, on-board wires should be made as 
wide as possible. The maximum frequency that a driver can switch fmax, however, 
introduces a limit on the maximum interconnect bandwidth. 
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Hence the optimized wire width is the width at which interconnect bandwidth becomes 
equal to the maximum switching frequency of drivers:  
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It is assumed that the maximum off-chip driver speed fmax is equal to the ITRS 
projections for the chip-to-board clock frequency [47]. By (6.12) and (6.13), the 
maximum data flux density on-board wires can present is   
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From (6.14), it can be observed that larger Vs results in a larger maximum data flux 
density. Thus, to achieve the maximum data flux density, one needs to utilize full swing 
signal (Vs=VDD).  
Equation (6.13) shows that as wire length decreases, the optimal wire width 
decreases. However, the wire width is limited by the minimum resolvable line width wmin, 
implying that a minimum length exists below which the maximum data flux density 
keeps constant, whose value is    
                                                            max
min
D
f
w
Φ = .                                                       (6.15)  
Figure 6.4 plots the maximum data flux density versus wire length for the 65 nm, 
45 nm and 32 nm technology nodes. The value of fmax and wmin are taken from the ITRS, 
and VIN and KN are set to be 0.01VDD and 0.25, respectively. It is noted that the critical 
 91
length, below which the maximum data flux density keeps constant, is also the point, 
beyond which the wire will exploit its physical limit to achieve the maximum 
performance. This length will decrease with the technology scaling down, 50 cm for the 
65 nm node, 33 cm for the 45 nm node and 17 cm for the 32 nm node. That is to say, 
more and more on-board wires will be working at the region where the performance of 
the wires is governed by the physical limit. Figure 6.5 shows that as the noise condition 
exacerbates, this critical length scales down even further.  
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Figure 6.4 Data flux density vs. wire length marked by critical length of each technology 
generation 
      
To quantify the area overhead of low-swing signaling, only interconnects longer 
than the critical length are considered as the largest over-head corresponds to those 
interconnects that are limited by wires but not drivers. To meet the bandwidth 
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requirement in the full swing case, more wiring area (for given wiring area in each layer, 
more layers are needed, and for given number of wiring layers, more wiring area in each 
layer is needed) is needed when the reduced swing technique is used.  
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Figure 6.5 Data flux density vs. wire length marked by the critical length in different 
noise conditions based on the ITRS projections for the 45 nm node 
 
Energy Benefit Factor (EBF) is defined as how many times the energy-per-bit is 
reduced, compared to the full swing case, when the low swing technique is adopted, 
therefore  
                                                ( )=
( )
bit DD
bit S
E VEBF
E V
.                                                          (6.16) 
Area Overhead Factor (AOF) is defined as how much more wiring area is used 
compared to the full swing case when the low swing technique is used for a constant 
aggregate bandwidth  
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                                            ( ) ( )=
( )
DD S
S
b V b VAOF
b V
− .                                                     (6.17) 
The trade-off between energy saving (EBF) and wiring area overhead (AOF) is 
shown in Figure 6.6. The maximum improvement in energy efficiency is 2.44× and 
requires 1.56× larger wiring area.  
           
    Figure 6.6 Energy benefit factor and Area overhead factor vs. signal swing when 
KN=0.25, VIN=0.05VDD. 
 
The power supply scheme used in this analysis relies on using a secondary supply 
voltage, which needs another voltage regulator. Thus, this technique is well applicable to 
the systems with less extra overhead on the secondary power supply, such as a dual 
supply chip, where the secondary supply is already available for the core logic part. (e.g. 
for a 0.6VDD secondary power supply, 1.87× energy benefit can be obtained). 
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6.5 Conclusion 
In this chapter, the minimum energy required to transfer one bit of data through 
chip-to-chip interconnects for a given noise condition is calculated. It is shown that 
because of the noise sources independent of the signal swing as well as the sensitivity of 
receivers, the bit duration has to increase as the signal swing increases. This increase in 
the bit duration increases the energy-per-bit and hence negates the power saving that 
lowering the signal amplitude offers. It is shown that there is an optimal voltage swing 
that is independent of interconnect length and cross-sectional dimensions and is 
determined by the noise condition only. For a typical noise condition for on-board single-
ended interconnects  (KN=0.25, VIN=0.10VDD),  the optimal signal swing is 0.4VDD that 
leads to 2.44× energy benefit at the cost of  1.56× increase in wiring area for a constant 
aggregate bandwidth compared to the full swing case. To achieve a considerable energy 
benefit from the low swing techniques, it is critical to increase the noise immunity of the 
channels. Differential signaling, for instance, is less vulnerable to noise and is hence a 
good candidate for low-swing interconnection [38].This chapter contains a list of the key 
results and contributions of the research presented in this thesis  
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CHAPTER 7: CONCLUSIONS AND FUTURE WORKS 
 
In this chapter, the key conclusions of this dissertation are summarized and 
possible extensions of this dissertation are discussed. These extensions include: 1) Power 
supply noise analysis for multicore microprocessors; 2) Optimizations of power and 
fluidic I/O and TSV networks in 3-D chip stacks. 
7.1 Conclusions of Dissertation 
 
The main objective of this thesis is to derive a set of compact physical models 
addressing power integrity issues in high performance GSI and 3-D system designs. 
These compact physical models facilitate quick assessment of the first droop power 
supply noise and the noise’s impact on the high-speed link performance without extended 
dedicated simulations. The models can also help designers gain valuable physical insights 
into the complicated power delivery system and tradeoffs among various important chip 
and package design parameters during the early stages of design.   
 The main contributions of this dissertation are as follows: 
1. Novel blockwise compact physical models are derived to describe the frequency 
characteristics, time domain transients, and the worst case peak noise value for the 
first droop of power supply noise for the power hungry blocks in GSI chips. The 
models support the power grid analysis not only for state-of-the-art design but 
also for the scaling trends of future technology nodes. The models display high 
accuracy, and there is less than 4% discrepancy between the models and the 
results of SPICE simulations. 
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2. New compact physical models are introduced to predict the power supply noise 
with the consideration of hot spots. The models specifically address the non-
uniformity problem for the power density distribution brought by hot spots. The 
models give less than 1% error compared against the results of SPICE 
simulations.   
3. Efficient compact physical models are developed to incorporate the impact of 3-D 
integration on the power supply noise. The models enable designers to identify 
the challenges in the power delivery network design in 3-D chip stacks because of 
the larger supply current and longer power delivery path brought by TSVs and 
Micro-bumps in 3-D integrated systems. The models have less than 4% error 
compared to the results of SPICE simulations. Based on the models, design 
guidelines are also proposed to address the power integrity problem for 3-D 
integration. 
4. For the first time compact physical models are built to incorporate the distributed 
nature of on-chip power/ground grids and package-level power/ground planes on 
the same mathematical platform. The models are validated by commercial tools 
SPICE and SPEED2000. A ceramic package designed by IBM is assumed, and it 
is validated that there is less than 10% difference between the model predictions 
and the commercial tool SPEED2000. The new models also have at least 10x 
speed-up.  
5. A new model is introduced to investigate the minimum energy required to transfer 
a single bit of data through on-board interconnects for a given noise condition. It 
is discovered that the trade-off between signal swing and bit duration leads to an 
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optimal signal swing at which the energy-per-bit is minimized. The model can be 
used to calculate the theoretical value for the minimum energy-per-bit and 
optimal voltage swing. The maximum energy saving and area overhead for the 
low swing technique are also derived.  
7.2 Power Supply Noise Analysis for Multicore Microprocessors 
 
A multicore microprocessor implements several microprocessing cores on a 
single die. Each core independently implements processor operations such as superscalar 
execution, pipelining, and multithreading [67]. The processors also share the same 
interconnect to the rest of the system. Noise mitigation is an increasingly difficult 
problem as more and more cores are integrated in the same die where circuitry becomes 
denser and power demand increases. Switching events in the core logic can cause large 
transient current demand. This transient current will cause a large power supply noise 
which flows through the shared power distribution network and adversely impacts the 
performance of other cores.  
A good understanding of how the power distribution network topology influences 
the power supply noise is of great siginificance. Using models derived in this dissertation 
enables quick predictions of the noise levels for certain cores. Based on the noise 
information, different topologies for the power distribution network can be selected. 
Fully connected on-chip grid and package level power and ground planes can allow 
power hungry cores to use the decaps associated with other non-switcing cores. However, 
fully connected networks permit noise propagation among different cores, and the noise 
condition of a switching core will be further exacerbated if all its adjacent cores are 
switching. Separate power distribution networks can be adopted to isolate two blocks 
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with very high switching activities, but decap resources will be limited in this case. 
Therefore, hybrid networks can be a good option and the optimization between the power 
distribution network topology, core switching patterns, and decap allocation can be a 
revealing extension of this dissertation.  
7.3 Optimizations of the Power and Fluidic I/O and TSV Networks in 3-D Chip 
Stacks 
 
3-D microsystems can provide enormous advantages in achieving multi-
functional integration, improving system speed and reducing power consumption for 
future generations of ICs. However, stacking multiple dice or wafers may result in severe 
thermal, power integrity and connectivity problems [68]. It is very critical to resolve the 
challenges of realizing  a low cost chip-scale integrated I/O interconnect network that is 
capable of addressing the heat removal, I/O bandwidth, and power delivery requirements 
for 3-D integration systems. To identify the interactions and tradefoffs between power, 
heat removal and connectivity, it is of great significance to extend current models to 
address the optimization of the electrical and fluidic I/O and TSV networks at the same 
time. Thus, the ultimate goal of the proposed task is to build a simulator and optimizer to 
optimize among power delivery schemes, cooling technologies and I/Os and TSV density 
accurately, efficiently and quickly. 
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APPENDIX A: DERIVATION FOR PARTIAL DIFFERENTIAL 
EQUATION (2.1) 
 
This section gives the rigorous derivation for PDE (2.1). The derivation starts 
from the calculation of the voltage of an anisotropic grid with different resistances in the 
x and y directions, as shown in Figure A.1.  
( )J s x yΔ Δ
( , , )V x y s
( , , )V x x y s+ Δ( , , )V x x y s− Δ
( , , )V x y y s+ Δ
( , , )V x y y s− Δ
2 dC x yΔ Δ
Rsx
Rsy
Rsy
Rsx
  
Figure A.1 Circuit model for a node for a single grid 
 
Each node of the grid is connected to four neighboring nodes. The wires between 
two nodes are modeled by lumped resistances Rsx and Rsy for the x and y directions, 
respecitively. Symbol J(s) is the switching current density in Laplace domain, and Cd 
denotes the amount of decoupling capacitance per unit area. Symbols ∆x and ∆y represent 
the distances between two nodes at the same wiring level for x and y directions, 
respectively. The voltage at node located at (x,y) can be calculated from the voltages of 
the four neighboring nodes located at (x+∆x, y), (x-∆x, y), (x, y+∆y), and (x, y-∆y). Based 
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on Kirchoff’s current law [28], the current flowing into the node is equal to the current 
flowing out of the node, and   
        
( , , ) ( , , ) ( , , ) ( , , ) ( , , ) ( , , )
( , , ) ( , , )                       + ( ) ( , , ) 2
sx sy sx
d
sy
V x y s V x x y s V x y s V x y y s V x y s V x x y s
R R R
V x y s V x y y s J s x y V x y s sC x y
R
− + Δ − + Δ − − Δ+ +
− − Δ = − Δ Δ − ⋅ ⋅ Δ Δ
.   (A.1) 
The left-hand side (LHS) of (A.1) represents the current flowing towards the four 
neighboring nodes, and the right-hand side (RHS) is the current associated with the 
current source and decap.  
To facilitate the derivation process, the sheet resistances of a grid are introduced. 
The sheet resistance is a measure of resistance of thin films that have a uniform thickness. 
It is assumed that Rx and Ry are the sheet resistances (the units are Ω or /Ω ?  [69]) for the 
grid in x and y directions, respectively. The sheet resistances can be calculated from the 
segment resistances as [28]:  
                          
segy segx segy segy
x sx
segx x x segx x x
l l l l
R R
l T W l T W
ρ ρ= × = × =
  
, (A.2) 
and 
                           segx segy segx segx
y sy
segy y y segy y y
l l l l
R R
l T W l T W
ρ ρ= × = × = , (A.3) 
where lsegx and lsegy are the length of the wire segments in x and y directions respectively, 
and they are equal to ∆x and ∆y, respectively. Symbols Wx and Wy are the widths of the 
segments in x and y directions, Tx and Ty are the thicknesses of the segments in x and y 
directions, and ρ is the resistivity of the grid metal. Thus, (A.1) can be rewritten to 
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( , , ) ( , , ) ( , , ) ( , , ) ( , , ) ( , , )
( , , ) ( , , )                       + ( ) ( , , ) 2
x y x
d
y
V x y s V x x y s V x y s V x y y s V x y s V x x y s
x y xR R R
y x y
V x y s V x y y s J s x y V x y s sC x yyR
x
− + Δ − + Δ − − Δ+ +Δ Δ Δ
Δ Δ Δ− − Δ = − Δ Δ − ⋅ ⋅ Δ ΔΔ
Δ
.               (A.4) 
If both the RHS and LHS of (A.4) are multiplied with a factor of 1/(∆x∆y), (A.4) is 
transformed into 
2 2 2
2
1 ( , , ) ( , , ) 1 ( , , ) ( , , ) 1 ( , , ) ( , , )
1 ( , , ) ( , , )                       + ( ) ( , , ) 2
x y x
d
y
V x y s V x x y s V x y s V x y y s V x y s V x x y s
R x R y R x
V x y s V x y y s J s V x y s sC
R y
− + Δ − + Δ − − Δ+ +Δ Δ Δ
− − Δ = − − ⋅Δ
.       (A.5) 
The number of segments of the grid is usually large; therefore, the grid can be modeled as 
a continuous planar surface. The segment lengths ∆x and ∆y are very small, and using the 
finite element method (FEM), the partial derivative in x direction of the voltages at the 
locations (x+∆x, y) and (x-∆x, y) can be approximated by [70] 
                            ( , )
( , , ) ( , , )| x x y
V V x x y s V x y s
x x+Δ
∂ + Δ −≈∂ Δ                                           (A.6) 
and 
                            ( , )
( , , ) ( , , )| x x y
V V x x y s V x y s
x x−Δ
∂ − Δ −≈∂ Δ ,                                         (A.7) 
respectively.  
Using (A.6) and (A.7), the second partial derivative in x direction of the voltage at the 
location (x,y) can be approximated by [70] 
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2 ( , ) ( , )
( , )2
2 2
| |
|
( , , ) ( , , ) ( , , ) ( , , )
              
( , , ) ( , , ) ( , , ) ( , , )              
x x y x x y
x y
V V
V x x
xx
V x x y s V x y s V x x y s V x y s
x x
x
V x y s V x x y s V x y s V x x y s
x x
+Δ −Δ
∂ ∂−∂ ∂ ∂≈ Δ∂
+ Δ − + Δ −−Δ Δ≈ Δ
− + Δ − − Δ= − −Δ Δ
.                 (A.8) 
Similiarly, the second partial derivative in y direction of the voltage at the location (x,y) 
can be approximated by  
         
( , ) ( , )2
( , )2
2 2
| |
|
( , , ) ( , , ) ( , , ) ( , , )
              
( , , ) ( , , ) ( , , ) ( , , )              
x y y x y y
x y
V V
V y y
yy
V x y y s V x y s V x y y s V x y s
y y
y
V x y s V x y y s V x y s V x y y s
y y
+Δ −Δ
∂ ∂−∂ ∂ ∂≈ Δ∂
+ Δ − − Δ −−Δ Δ≈ Δ
− + Δ − − Δ= − −Δ Δ
.                 (A.9) 
It is noted that each of above terms is exactly shown in (A.5), using the relationships 
described by (A.8) and (A.9), for any node (x,y) on the grid, the difference equation (A.5) 
can be approximated by a partial differential equation (PDE) [28, 70] 
                         
2 2
2 2
1 ( , , ) 1 ( , , ) ( ) ( , , ) 2 d
x y
V x y s V x y s J s V x y s sC
R x R y
∂ ∂+ = + ⋅∂ ∂ .                            (A.10) 
Equation (A.10) can be used to calculate the voltage of an anisotropic grid. For isotropic 
grids as discussed in this dissertation, Rx=Ry and lsegx=lsegy (∆x =∆y). From (A.2) and 
(A.3), it is known that the sheet resistances are equal to the segment resistances in value,  
                                           x y sx sy sR R R R R= = = = ,                                               (A.11) 
where Rs is the segment resistance for an isotropic grid in both x and y directions. Thus, 
using (A.11), the original form of (2.1) can be derived from (A.10) as 
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2 2
2 2
( , , ) ( , , ) ( ) ( , , ) 2s s d
V x y s V x y s R J s V x y s sR C
x y
∂ ∂+ = + ⋅∂ ∂ .                           (A.12)   
The derivations for the source function and boundary condition of (2.1) have 
already been discussed in Section 2.2.  
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APPENDIX B: DERIVATION TO OBTAIN THE SOLUTION FOR 
(2.5) 
 
 
This section shows the derivation steps from (2.5) to (2.6). 
Equation (2.5) can be transfored into a pure Helmholz equation [46]. If a new 
function u(x,y,s) is introduced and defined as   
                                       ( )( , , ) ( , , )
2 d
J su x y s V x y s
sC
= + ,                                                 (B.1) 
then 
                                       ( )( , , ) ( , , )
2 d
J sV x y s u x y s
sC
= − .                                                 (B.2) 
Using ( )( , , )
2 d
J su x y s
sC
⎛ ⎞−⎜ ⎟⎝ ⎠
to represent V(x,y,s), the left-hand side (LHS) of (2.5) can be 
written as  
                        2 2 2( )( , , ) ( , , ) ( , , )
2 d
J sV x y s u x y s u x y s
sC
⎛ ⎞∇ = ∇ − = ∇⎜ ⎟⎝ ⎠
;                             (B.3) 
The right-hand side (RHS) of (2.5) can be written as 
     
( ,0, )
( ) 2 ( , , ) ( ) ( )
4
( )( ,0, )
2( )( ) 2 ( , , ) ( ) ( )
2 4
( )( ) 2 ( , , ) ( ) ( ,0, ) ( )
4 2
pad
s s d s
p
pad
d
s s d s
d p
s
s s d s pad
p d
V D s
R J s V x y s sR C R x y
sL
J su D s
sCJ sR J s u x y s sR C R x y
sC sL
R J sR J s u x y s sR C R J s u D s x
sL sC
α δ δ
α
δ δ
α δ δ
+ ⋅ −
⎛ ⎞−⎜ ⎟⎛ ⎞ ⎝ ⎠= + ⋅ − ⋅ −⎜ ⎟⎝ ⎠
⎡ ⎤= + ⋅ ⋅ − − −⎢ ⎥⎣ ⎦
( )
( )( , , ) 2 ( ,0, ) ( ) ( )
4 2
s
s d pad
p d
y
R J su x y s sR C u D s x y
sL sC
α δ δ⎡ ⎤= ⋅ − −⎢ ⎥⎣ ⎦
.  (B.4) 
Equating (B.3) and (B.4) gives a partial differential equation (PDE) of u(x,y,s),  
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     2 ( )( , , ) ( , , ) 2 ( ,0, ) ( ) ( )
4 2
s
s d pad
p d
R J su x y s u x y s sR C u D s x y
sL sC
α δ δ⎡ ⎤∇ = ⋅ − −⎢ ⎥⎣ ⎦ .              (B.5) 
Solving for (B.5) is equivalent to solving for (2.5).  
Since the partial derivatives of V(x,y,s) are equal to the partial derivatives of u(x,y,s), as 
shown in (B.6),  
                      
( )( , , )
2( , , ) ( , , )
( )( , , )
2( , , ) ( , , )
d
d
J su x y s
sCV x y s u x y s
x x x
J su x y s
sCV x y s u x y s
y y y
⎛ ⎞∂ −⎜ ⎟∂ ∂⎝ ⎠= =∂ ∂ ∂⎛ ⎞∂ −⎜ ⎟∂ ∂⎝ ⎠= =∂ ∂ ∂
,                                    (B.6) 
the boundary conditions of (2.2) can be expressed as 
                                  
0
0
( , , ) ( , , )| 0,  | 0
( , , ) ( , , )| 0,  | 0
y y a
x x a
u x y s u x y s
x x
u x y s u x y s
y y
= =
= =
∂ ∂= =∂ ∂∂ ∂= =∂ ∂
.                                         (B.7) 
Equation (B.5) is a pure Helmholtz equation with a boundary condition of the second 
kind. 
From [46], it is known that a Helmholtz equation has a general form 
                                     2 ( , ) ( , ) ( , )u x y u x y x yλ∇ + = Φ ,                                                 (B.8) 
where Φ(x,y) is the source function and λ is independent of location. If this equation 
satisfies the boundary condition of the second kind in a square region with area of axa,  
                                  
0 1 2
0 3 4
( , ) ( , )| ( ),  | ( )
( , ) ( , )| ( ),  | ( )
y y a
x x a
u x y u x yf y f y
x x
u x y u x yf x f x
y y
= =
= =
∂ ∂= =∂ ∂∂ ∂= =∂ ∂
,                                  (B.9) 
then the solution of (B.8) based on this boundary condition is [46] 
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0 0
1 20 0
3 40 0
( , ) ( , ) ( , , , )
                 ( ) ( , ,0, ) ( ) ( , , , )
                 ( ) ( , , ,0) ( ) ( , , , )
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f G x y d f G x y a d
f G x y d f G x y a d
ξ η ξ η η ξ
η η η η η η
ξ ξ ξ ξ ξ ξ
= Φ
− +
− +
∫ ∫
∫ ∫
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.             (B.10)     
G(x,y,ξ,η) is the Green’s function, and can be written either as a single series 
                   0
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or as a double series 
                
2 2 2
0 0
1 cos( )cos( )cos( )cos( )( , , , )
                                      ,  
n m n m n m
n m n m
n m
p x q y p qG x y
a p q
n mp q
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ε ε ξ ηξ η λπ π
∞ ∞
= =
= + −
= =
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            (B.13)                         
In (B.5) 
                  
1 2 3 42 ,  ( ) 0,  ( ) 0,   ( ) 0,   ( ) 0,  and 
( )             ( , ) ( ,0, ) ( ) ( )
4 2
s d
s
pad
p d
sR C f y f y f x f x
R J sx y u D s x y
sL sC
λ
α δ δ
= − = = = =
⎡ ⎤Φ = − −⎢ ⎥⎣ ⎦
.                (B.14) 
It is noted that λ (G(x,y,ξ,η) also becomes a function of s, because it is associated with λ) 
and Φ(x,y) become functions of s. Thus, the source function and Green’s function can be 
rewritten to Φ(x,y,s) and G(x,y,ξ,η,s), respectively. 
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Now, the Helmholtz equation (B.5) can be solved by using (B.10). Substituting 
the boundary conditions and source function into (B.10), the terms related to the 
boundary condition are equal to zero and only the source function term remains in the 
equation,  
     
0 0
0 0
( , , ) ( , , ) ( , , , , )
( )              ( ,0, ) ( ) ( ) ( , , , , )
4 2
( )               = ( ,0, ) ( , ,0,0, )
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p d
s
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p d
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R J su D s x y G x y s d d
sL sC
R J su D s G x y s
sL sC
ξ η ξ η η ξ
α δ δ ξ η η ξ
α
= Φ
⎡ ⎤= − −⎢ ⎥⎣ ⎦
⎡ ⎤− − ⋅⎢ ⎥⎣ ⎦
∫ ∫
∫ ∫ .        (B.15) 
In (B.15), u(αDpad,,0,s) is still unknown. Equation (B.11) itself can be used to 
solve for u(αDpad,,0,s). When x= αDpad, y=0, (B.15) changes to 
               ( )( ,0, ) ( ,0, ) ( ,0,0,0, )
4 2
s
pad pad pad
p d
R J su D s u D s G D s
sL sC
α α α⎡ ⎤= − − ⋅⎢ ⎥⎣ ⎦
.             (B.16) 
Voltage u(αDpad,,0,s) can be solved as  
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.                               (B.17) 
Substituting (B.17) back into (B.15), u(x,y,s) can be solved as 
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. (B.18) 
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,(B.19) 
and ( , , )V x y s  can be solved using (B.18), 
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.        (B.20)                         
The final form of (B.20) is exactly the same as (2.6), and the solution to (2.5) is therefore 
obtained. 
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